データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST72324BK2 データシート(PDF) 24 Page - STMicroelectronics

部品番号 ST72324BK2
部品情報  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BK2 データシート(HTML) 24 Page - STMicroelectronics

Back Button ST72324BK2 Datasheet HTML 20Page - STMicroelectronics ST72324BK2 Datasheet HTML 21Page - STMicroelectronics ST72324BK2 Datasheet HTML 22Page - STMicroelectronics ST72324BK2 Datasheet HTML 23Page - STMicroelectronics ST72324BK2 Datasheet HTML 24Page - STMicroelectronics ST72324BK2 Datasheet HTML 25Page - STMicroelectronics ST72324BK2 Datasheet HTML 26Page - STMicroelectronics ST72324BK2 Datasheet HTML 27Page - STMicroelectronics ST72324BK2 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 188 page
background image
Central processing unit (CPU)
ST72324B
24/188
These two bits are set/cleared by hardware when entering in interrupt. The loaded value is
given by the corresponding bits in the interrupt software priority registers (ISPRx). They can
be also set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP
instructions.
See Section 7: Interrupts on page 36 for more details.
1Z
Zero (Arithmetic Management bit)
This bit is set and cleared by hardware. This bit indicates that the result of the last
arithmetic, logical or data manipulation is zero.
0: The result of the last operation is different from zero.
1: The result of the last operation is zero.
This bit is accessed by the JREQ and JRNE test instructions.
0C
Carry/borrow
This bit is set and cleared by hardware and software. It indicates an overflow or an
underflow has occurred during the last arithmetic operation.
0: No overflow or underflow has occurred.
1: An overflow or underflow has occurred.
This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC
instructions. It is also affected by the ‘bit test and branch’, shift and rotate instructions.
Table 6.
Software interrupt bits
BIt Name
Function
5I1
Software Interrupt Priority 1
The combination of the I1 and I0 bits determines the current interrupt software priority
(see Table 7).
3I0
Software Interrupt Priority 0
The combination of the I1 and I0 bits determines the current interrupt software priority
(see Table 7).
Table 7.
Interrupt software priority selection
Interrupt software priority
Level
I1
I0
Level 0 (main)
Low
High
10
Level 1
01
Level 2
00
Level 3 (= interrupt disable)
1
1
Table 5.
Arithmetic management bits (continued)
BIt Name
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com