データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PPC405EP-3LB333C データシート(PDF) 9 Page - Applied Micro Circuits Corporation

部品番号 PPC405EP-3LB333C
部品情報  PowerPC 405EP Embedded Processor
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMCC [Applied Micro Circuits Corporation]
ホームページ  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

PPC405EP-3LB333C データシート(HTML) 9 Page - Applied Micro Circuits Corporation

Back Button PPC405EP-3LB333C Datasheet HTML 5Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 6Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 7Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 8Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 9Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 10Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 11Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 12Page - Applied Micro Circuits Corporation PPC405EP-3LB333C Datasheet HTML 13Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 50 page
background image
PPC405EP – PowerPC 405EP Embedded Processor
Revision 1.07 – September 10, 2007
AMCC
9
Data Sheet
SDRAM Memory Controller
The PPC405EP Memory Controller core provides a low latency access path to SDRAM memory. A variety of
system memory configurations are supported. The memory controller supports up to two physical banks. Up to
256MB per bank are supported, up to a maximum of 512MB. Memory timings, address and bank sizes, and
memory addressing modes are programmable.
Features include:
11x8 to 13x11 addressing for SDRAM (2 banks)
32-bit memory interface support
Programmable address compare for each bank of memory
Industry standard 168-pin DIMMS are supported (some configurations)
Up to 133MHz memory supported by the 266MHz processor
Up to 111MHz memory supported by the 333MHz processor
4MB to 256MB per bank
Programmable address mapping and timing
Auto refresh
Page mode accesses with up to 4 open pages
Power management (self-refresh)
External Peripheral Bus Controller (EBC)
Supports five banks of ROM, EPROM, SRAM, Flash memory, or slave peripherals
Up to 66MHz operation
Burst and non-burst devices
8- and 16-bit byte-addressable data bus width support
Latch data on Ready, synchronous or asynchronous
Programmable 2K clock time-out counter with disable for Ready
Programmable access timing per device
- 0–255 wait states for non-bursting devices
- 0–31 burst wait states for first access and up to 7 wait states for subsequent accesses
- Programmable CSon, CSoff relative to address
- Programmable OEon, WEon, WEoff (0 to 3 clock cycles) relative to CS
Programmable address mapping
Peripheral Device pacing with external “Ready”
DMA Controller
Supports memory-to-memory transfers
Four channels
Scatter/gather capability for programming multiple DMA operations
32-bit addressing
Address increment or decrement
Internal 32-byte data buffering capability



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com