データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

YDA142 データシート(PDF) 13 Page - YAMAHA CORPORATION

部品番号 YDA142
部品情報  D- 3D DIGITAL INPUT STEREO 9.5W DIGITAL AUDIO POWER AMPLIFIER
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  YAMAHA [YAMAHA CORPORATION]
ホームページ  http://www.yamaha.com
Logo YAMAHA - YAMAHA CORPORATION

YDA142 データシート(HTML) 13 Page - YAMAHA CORPORATION

Back Button YDA142 Datasheet HTML 9Page - YAMAHA CORPORATION YDA142 Datasheet HTML 10Page - YAMAHA CORPORATION YDA142 Datasheet HTML 11Page - YAMAHA CORPORATION YDA142 Datasheet HTML 12Page - YAMAHA CORPORATION YDA142 Datasheet HTML 13Page - YAMAHA CORPORATION YDA142 Datasheet HTML 14Page - YAMAHA CORPORATION YDA142 Datasheet HTML 15Page - YAMAHA CORPORATION YDA142 Datasheet HTML 16Page - YAMAHA CORPORATION YDA142 Datasheet HTML 17Page - YAMAHA CORPORATION Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 18 page
background image
YDA142
13
●
DC Characteristics (VSS=0V, VDDP=12V±0.5V, Ta=0℃ to 85℃, unless otherwise specified)
Item
Symbol
Min.
Typ.
Max.
Unit
REFA output terminal voltage
VREG
4.5
5
5.5
V
DVDD input terminal voltage
VDVDD
4.5
5
5.5
V
PROTN terminal Low level output voltage (IOL=1.6mA)
VOLP
0.4
V
SLEEPN terminal High level input voltage
VIH1
2.2
V
SLEEPN terminal Low level input voltage
VIL1
0.8
V
Control line input terminal High Level input voltage
VIH2
2.2
V
Control line input terminal Low Level input voltage
VIL2
0.8
V
PVDDREG terminal Startup threshold voltage
VUVPH
8.0
V
PVDDREG terminal Shut-down threshold voltage
VUVPL
7.6
V
DVDD terminal Startup threshold voltage
VUVAH
3.7
V
DVDD terminal Shut-down threshold voltage
VUVAL
3.3
V
DC input detection voltage level
VDCIN
18
dBFS
Consumption current (SLEEP Mode)
ISLEEP
1
µA
Consumption current (Mute Mode)
IMUTE
20
mA
Consumption current (Silent, without filter)
IDDD
40
mA
●
AC Characteristic (VSS=0V, VDDP=12V±0.5V, Ta=0℃ to 85℃, unless otherwise specified)
Item
Symbol
Min.
Typ.
Max.
Unit
Carrier Clock Frequency (Fs=44.1kHz)
FCK
470
kHz
Carrier Clock Frequency (Fs=48kHz, 32kHz)
FCK
500
kHz
Clock stop detection SCLK signal frequency
FUFP
400
kHz
DC input detection time
TDCIN
1.8
2
3.7
s
SCLK cycle time
TCYC
250
600
ns
LRCLK setup time
TLRS
60
ns
LRCLK hold time
TLRH
25
ns
SDIN setup time
TSDS
60
ns
SDIN hold time
TSDH
25
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com