| データシートサーチシステム |
|
QST108 データシート(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
QST108 データシート(HTML) 34 Page - STMicroelectronics |
|
34 / 38 page ![]() Electrical characteristics QST108 34/38 6.7 RESET pin TA = -40°C to 125°C, unless otherwise specified. Table 28. RESET pin characteristics Symbol Parameter Conditions Min. Typ. Max. Unit VIL Input low level voltage VSS − 0.3 0.3x VDD V VIH Input high level voltage 0.7 x VDD VDD + 0.3 Vhys Schmitt trigger voltage hysteresis(1) 1. Data based on characterization results, not tested in production. 2V VOL Output low level voltage(2) 2. The IIO current sunk must always respect the absolute maximum rating specified in Table 21: Current characteristics on page 29 and the sum of IIO (I/O ports and control pins) must not exceed IVSS. VDD = 5V IIO = +2mA 200 TBD mV RON Pull-up equivalent resistor(3) 3. The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between VILmax and VDD. VIN = VSS VDD = 5V 30 50 70 k Ω VDD = 3V 90(1) tw(RSTL)out Generated reset pulse duration Internal reset sources 90(1) μs th(RSTL)in External reset pulse hold time(4) 4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on RESET pin with a duration below th(RSTL)in can be ignored. 20 μs tg(RSTL)in Filtered glitch duration 200 ns |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |