MPC8280 datasheet(197/1386 Pages) FREESCALE

197 / 1386 page

System Interface Unit (SIU)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

4-25

Figure 4-19. Interrupt Table Handling Example

NOTE

The MPC8280 differs from previous MPC8xx implementations in that

when an interrupt request occurs, SIVEC can be read. If there are multiple

interrupt sources, SIVEC latches the highest priority interrupt. Note that the

value of SIVEC cannot change while it is being read.

4.3.1.7

SIU External Interrupt Control Register (SIEXR)

Each defined bit in the SIU external interrupt control register (SIEXR), shown in Figure 4-20, determines

whether the corresponding port C line asserts an interrupt request upon either a high-to-low change or any

change on the pin. External interrupts can come from port C (PC[0-15]).

BASE

Routine1

Routine2

Routine3

Routine4

•

BASE + n

BASE + 4

BASE + 8

BASE + C

BASE +10

BASE

1st Instruction of Routine1

1st Instruction of Routine2

1st Instruction of Routine3

1st Instruction of Routine4

•

BASE + n

BASE + 400

BASE + 800

BASE + C00

BASE +1000

•

INTR: • • •

Save state

R3 <- @ SIVEC

R4 <-- BASE OF BRANCH TABLE

• • •

lbz

add

mtspr

bctr

RX, R3 (0)

# load as byte

RX, RX, R4

CTR, RX

INTR: • • •

Save state

R3 <- @ SIVEC

R4 <-- BASE OF BRANCH TABLE

• • •

lhz

add

mtspr

bctr

RX, R3 (0)

# load as half

RX, RX, R4

CTR, RX

MPC8280 データシート(PDF) 197 Page - Freescale Semiconductor, Inc

MPC8280 データシート(HTML) 197 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード