データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M24C64 データシート(PDF) 14 Page - STMicroelectronics

部品番号 M24C64
部品情報  128 Kbit, 64 Kbit and 32 Kbit serial I짼C bus EEPROM
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24C64 データシート(HTML) 14 Page - STMicroelectronics

Back Button M24C64 Datasheet HTML 10Page - STMicroelectronics M24C64 Datasheet HTML 11Page - STMicroelectronics M24C64 Datasheet HTML 12Page - STMicroelectronics M24C64 Datasheet HTML 13Page - STMicroelectronics M24C64 Datasheet HTML 14Page - STMicroelectronics M24C64 Datasheet HTML 15Page - STMicroelectronics M24C64 Datasheet HTML 16Page - STMicroelectronics M24C64 Datasheet HTML 17Page - STMicroelectronics M24C64 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 38 page
background image
Device operation
M24128, M24C64, M24C32
14/38
4.5
Memory addressing
To start communication between the bus master and the slave device, the bus master must
initiate a Start condition. Following this, the bus master sends the device select code, shown
in Table 3 (on Serial Data (SDA), most significant bit first).
The device select code consists of a 4-bit device type identifier, and a 3-bit Chip Enable
“Address” (E2, E1, E0). To address the memory array, the 4-bit device type identifier is
1010b.
Up to eight memory devices can be connected on a single I2C bus. Each one is given a
unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the device select code is
received, the device only responds if the Chip Enable Address is the same as the value on
the Chip Enable (E0, E1, E2) inputs.
The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.
If a match occurs on the device select code, the corresponding device gives an
acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match
the device select code, it deselects itself from the bus, and goes into Standby mode.
Table 6.
Operating modes
Mode
RW bit WC(1)
1.
X = VIH or VIL.
Bytes
Initial sequence
Current Address
Read
1
X
1
Start, device select, RW = 1
Random Address
Read
0X
1
Start, device select, RW = 0, Address
1
X
reStart, device select, RW = 1
Sequential Read
1
X
≥ 1
Similar to Current or Random Address
Read
Byte Write
0
VIL
1
Start, device select, RW = 0
Page Write
0
VIL
≤ 32 for M24C64
and M24C32
Start, device select, RW = 0
≤ 64 for M24128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com