データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L6740L データシート(PDF) 39 Page - STMicroelectronics

部品番号 L6740L
部品情報  Hybrid controller (41) for AMD SVID and PVID processors
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6740L データシート(HTML) 39 Page - STMicroelectronics

Back Button L6740L Datasheet HTML 35Page - STMicroelectronics L6740L Datasheet HTML 36Page - STMicroelectronics L6740L Datasheet HTML 37Page - STMicroelectronics L6740L Datasheet HTML 38Page - STMicroelectronics L6740L Datasheet HTML 39Page - STMicroelectronics L6740L Datasheet HTML 40Page - STMicroelectronics L6740L Datasheet HTML 41Page - STMicroelectronics L6740L Datasheet HTML 42Page - STMicroelectronics L6740L Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 44 page
background image
L6740L
LTB technology™
39/44
10
LTB technology™
LTB Technology™ further enhances the performances of Dual-Edge Asynchronous
Systems by reducing the system latencies and immediately turning ON all the phases to
provide the correct amount of energy to the load. By properly designing the LTB network as
well as the LTB Gain, the undershoot and the ring-back can be minimized also optimizing
the output capacitors count. LTB Technology™ applies only to the CORE Section.
LTB Technology™ monitors the output voltage through a dedicated pin detecting Load-
Transients with selected dV/dt, it cancels the interleaved phase-shift, turning-on
simultaneously all phases. it then implements a parallel, independent loop that reacts to
Load-Transients bypassing E/A latencies.
LTB Technology™ Control Loop is reported in Figure 18.
Figure 18.
LTB technology™ control loop (CORE section).
The LTB detector is able to detect output load transients by coupling the output voltage
through an RLTB - CLTB network. After detecting a load transient, the LTB Ramp is reset and
then compared with the COMP pin level. The resulting duty-cycle programmed is then OR-
ed with the PWMx signal of each phase by-passing the main control loop. All the phases will
then be turned-on together and the EA latencies results bypassed as well.
Sensitivity of the Load Transient Detector and the Gain of the LTB Ramp can be
programmed in order to control precisely both the undershoot and the ring-back.
Detector Design. RLTB - CLTB is design according to the output voltage deviation dVOUT
which is desired the controller to be sensitive as follow:
Ref
FB
COMP
VSEN
DROOP
PWM
L/N
ESR
CO
d VCOMP
VOUT
ZF(s)
ZFB(s)
VID
Monitor
RLTB
CLTB
PWM_BOOST
LTB Ramp
LTB
LT Detect
LT Detect
R
LTB
dV
OUT
25
µA
------------------
=
C
LTB
1
2
π NR
LTB
F
SW
⋅⋅
--------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com