DP83849CVSSLASHNOPB datasheet(16/100 Pages) TI2

部品番号	DP83849CVS/NOPB

部品情報	DP83849C PHYTER® DUAL Commercial Temperature Dual Port 10/100 Mb/s Ethernet Physical Layer Transceiver

PDF	100 Pages

Scroll/Zoom	100%

メーカー	TI2 [Texas Instruments]

ホームページ	https://www.ti.com

Logo

16 / 100 page

www.national.com

1.8 Special Connections

1.9 Power Supply Pins

Signal Name

Type

Pin #

Description

RBIAS

Bias Resistor Connection: A 4.87 k

Ω 1% resistor should be con-

nected from RBIAS to GND.

PFBOUT

Power Feedback Output: Parallel caps, 10

µ F and 0.1µF, should

be placed close to the PFBOUT. Connect this pin to PFBIN1 (pin

13), PFBIN2 (pin 27), PFBIN3 (pin35), PFBIN4 (pin 49). See

Section 5.4 for proper placement pin.

PFBIN1

PFBIN2

PFBIN3

PFBIN4

Power Feedback Input: These pins are fed with power from

PFBOUT pin. A small capacitor of 0.1

µF should be connected

close to each pin.

Note: Do not supply power to these pins other than from

PFBOUT.

RESERVED

I/O

72, 73, 74,

75, 76

RESERVED: These pins must be left unconnected.

Signal Name

Pin #

Description

IOVDD1, IOVDD2, IOVDD3,

IOVDD4

11,51,65,78

I/O 3.3V Supply

IOGND1, IOGND2,

IOGND3, IOGND4

10,52,64,77

I/O Ground

COREGND1, COREGND2

6,55

Core Ground

CDGND1, CDGND2

25,37

CD Ground

ANA33VDD

Analog 3.3V Supply

ANAGND1, ANAGND2,

ANAGND3, ANAGND4

22,29,33,40

Analog Ground

DP83849CVS/NOPB データシート(PDF) 16 Page - Texas Instruments

DP83849CVS/NOPB データシート(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

データシートダウンロード