データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

HMC271LP4 データシート(PDF) 3 Page - Hittite Microwave Corporation

部品番号 HMC271LP4
部品情報  1 dB LSB GaAs MMIC 5-BIT SERIAL CONTROL DIGITAL ATTENUATOR, 0.7 - 3.7 GHz
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  HITTITE [Hittite Microwave Corporation]
ホームページ  http://www.hittite.com
Logo HITTITE - Hittite Microwave Corporation

HMC271LP4 データシート(HTML) 3 Page - Hittite Microwave Corporation

  HMC271LP4 Datasheet HTML 1Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 2Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 3Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 4Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 5Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 6Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 7Page - Hittite Microwave Corporation HMC271LP4 Datasheet HTML 8Page - Hittite Microwave Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
6
6 - 16
For price, delivery, and to place orders, please contact Hittite Microwave Corporation:
20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373
Order On-line at www.hittite.com
CMOS Control Voltages
Truth Table
Serial Data Input
Attenuation
Setting
RF1 - RF2
C1
C2
C4
C8
C16
High
High
High
High
High
Reference
I.L.
Low
High
High
High
High
1 dB
High
Low
High
High
High
2 dB
High
High
Low
High
High
4 dB
High
High
High
Low
High
8 dB
High
High
High
High
Low
16 dB
Low
Low
Low
Low
Low
31 dB
Max. Atten.
Any combination of the above states will provide an attenuation
approximately equal to the sum of the bits selected.
State
Vcc = +5V
Vcc = +3V
Low
0 to 1.3V
0 to 0.7V
High
3.5 to 5.0V
2.3 to 3.0V
-1.2
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
1.2
0.5
1
1.5
2
2.5
3
3.5
4
FREQUENCY (GHz)
Worst Case Step Error
Between Successive Attenuation States
Timing Diagram
1 dB LSB GaAs MMIC 5-BIT SERIAL
CONTROL DIGITAL ATTENUATOR, 0.7 - 3.7 GHz
HMC271LP4 / 271LP4E
v02.0705
Serial Input Truth Table
Latch
Enable
Shift
Clock
Reset
Function
X
X
L
Shift register cleared
X
H
Shift register clocked
XH
Contents of shift register
transferred to Digital
Attenuator
Parameter
Symbol
Vcc = +5V
Vcc = +3V
Units
Min.
Max.
Min.
Max.
Serial Input Setup
Time
ts
20
-
100
-
ns
Hold time from Serial
Input to Shift Clock
th
0
-
5
-
ns
Setup time from
Shift Clock to Latch
Enable
tlsup
40
-
100
-
ns
Propagation delay,
Latch Enable to C1
through C16
tpd
-
30
-
70
ns
Setup time from
Reset to Shift Clock
-20
-
50
-
ns
Clock Frequency
(1/tclk)
fclk
-
30
-
10
MHz
Timing



Html Pages

1 2 3 4 5 6 7 8


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com