ADS8317

SBAS356D – JUNE 2007 – REVISED OCTOBER 2009 .................................................................................................................................................... www.ti.com

ELECTRICAL CHARACTERISTICS: VDD = +5V (continued)

At –40°C to +85°C, VREF = +2.5V, –IN = +2.5V, fSAMPLE = 250kHz, and fCLK = 24 × fSAMPLE, unless otherwise noted.

ADS8317I

ADS8317IB

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

MIN

TYP

MAX

UNIT

AC ACCURACY

5VPP sinewave at 2kHz

–102

–106

dB

Total harmonic distortion

THD

5VPP sinewave at 10kHz

–100

–104

dB

5VPP sinewave at 2kHz

106

110

dB

Spurious-free dynamic range

SFDR

5VPP sinewave at 10kHz

104

109

dB

5VPP sinewave at 2kHz

89.6

90

dB

Signal-to-noise ratio

SNR

5VPP sinewave at 10kHz

89.6

90

dB

5VPP sinewave at 2kHz

89.5

89.9

dB

Signal-to-noise + distortion

SINAD

5VPP sinewave at 10kHz

89.4

89.8

dB

5VPP sinewave at 2kHz

14.57

14.65

Bits

Effective number of bits

ENOB

5VPP sinewave at 10kHz

14.56

14.63

Bits

VOLTAGE REFERENCE INPUT

Reference voltage

0.5

VDD/2

0.5

VDD/2

V

CS = GND, fSAMPLE = 0Hz

5

5

G

Ω

Reference input resistance

CS = VDD

5

5

G

Ω

Reference input capacitance

24

24

pF

fS = 250kHz

35

52

35

52

μA

fS = 200kHz

25

38

25

38

μA

Reference input current

fS = 100kHz

10

15

10

15

μA

fS = 10kHz

1

2

1

2

μA

CS = VDD

0.1

0.1

μA

DIGITAL INPUTS(1)

Logic family

CMOS

CMOS

High-level input voltage

VIH

0.7 × VDD

VDD + 0.3

0.7 × VDD

VDD + 0.3

V

Low-level input voltage

VIL

–0.3

0.3 × VDD

–0.3

0.3 × VDD

V

Input current

IIN VI = VDD or GND

–50

+50

–50

+50

nA

Input capacitance

CI

5

5

pF

DIGITAL OUTPUTS(1)

Logic family

CMOS

CMOS

High-level output voltage

VOH VDD = 4.5V, IOH = –100μA

4.44

4.44

V

Low-level output voltage

VOL VDD = 4.5V, IOL = 100μA

0.5

0.5

V

High-impedance state output

IOZ CS = VDD, VI = VDD or GND

–50

+50

–50

+50

nA

current

Output capacitance

CO

5

5

pF

Load capacitance

CL

30

30

pF

Data format

Binary twos complement

Binary twos complement

(1)

Applies for 5.0V nominal supply: VDD (min) = 4.5V and VDD (max) = 5.5V.

4

Submit Documentation Feedback

Copyright © 2007–2009, Texas Instruments Incorporated

Product Folder Link(s): ADS8317