STA380WS13TR datasheet(32/48 Pages) STMICROELECTRONICS

32 / 48 page

STA380WS

32/48

DocID024426 Rev 1

LRCK double trigger protection

Actively prevents double triggering of LRCLK.

Auto EAPD on clock loss

When active, will issue a power stage device power-down signal (EAPD) on clock loss

detection.

IC power-down

The PWDN register is used to put the IC in a low-power state. When PWDN is 0, the output

begins a soft-mute. After the mute condition is reached, EAPD is asserted to power down

the power stage, then the master clock to all internal hardware except the I2C block is gated.

This puts the IC in a very low power consumption state.

External amplifier power-down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed in a low-power state (disabled).

Table 35. LRCK double trigger protection

Bit

R/W

RST

Name

Description

R/W

LDTE

LRCLK double trigger protection enable

Table 36. Auto EAPD on clock loss

Bit

R/W

RST

Name

Description

R/W

ECLE

Auto EAPD on clock loss

Table 37. Power-down

Bit

R/W

RST

Name

Description

R/W

PWDN

0: power-down, low-power condition

1: normal operation

Table 38. External amplifier power-down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: external power stage power-down active

1: normal operation

Obsolete

Product(s)

- Obsolete

Product(s)

STA380WS13TR データシート(PDF) 32 Page - STMicroelectronics

STA380WS13TR データシート(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

データシートダウンロード

リンク URL

STA380WS13TR データシート(PDF) 32 Page - STMicroelectronics

STA380WS13TR データシート(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

データシート ダウンロード

リンク URL

データシートダウンロード