| データシートサーチシステム |
|
ICS844246BGLF データシート(PDF) 12 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS844246BGLF データシート(HTML) 12 Page - Integrated Device Technology |
|
12 / 16 page ![]() IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER W/FANOUT BUFFER 12 ICS844246BG REV.C NOVEMBER 14, 2007 ICS844246 FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER W/INTEGRATED FANOUT BUFFER PRELIMINARY POWER CONSIDERATIONS This section provides information on power dissipation and junction temperature for the ICS844246. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS844246 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V DD = 3.3V + 5% = 3.465V, which gives worst case results. • Power (core) MAX = V DD_MAX * (I DD_MAX + I DDA_MAX ) = 3.465V * (120mA + 6mA) = 436.59mW • Power (outputs) MAX = V DDO_MAX * I DDO_MAX = 3.465V * 135mA = 467.78mW Total Power _MAX = 436.59mW + 467.78mW = 904.37mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C. The equation for Tj is as follows: Tj = θ JA * Pd_total + TA Tj = Junction Temperature θ JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) T A = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ JA must be used. Assuming no air flow and a multi-layer board, the appropriate value is 32.1°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: 70°C + 0.904W * 32.1°C/W = 99°C. This is well below the limit of 125°C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer). TABLE 7. THERMAL RESISTANCE θθθθθ JA FOR 24-LEAD TSSOP, E-PAD, FORCED CONVECTION θθθθθ JA by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 32.1°C/W 25.5°C/W 24.0°C/W |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |