データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

TSA1203 データシート(PDF) 6 Page - STMicroelectronics

部品番号 TSA1203
部品情報  Dual-channel 12-bit 40Msps 215mW A/D converter
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TSA1203 データシート(HTML) 6 Page - STMicroelectronics

Back Button TSA1203 Datasheet HTML 2Page - STMicroelectronics TSA1203 Datasheet HTML 3Page - STMicroelectronics TSA1203 Datasheet HTML 4Page - STMicroelectronics TSA1203 Datasheet HTML 5Page - STMicroelectronics TSA1203 Datasheet HTML 6Page - STMicroelectronics TSA1203 Datasheet HTML 7Page - STMicroelectronics TSA1203 Datasheet HTML 8Page - STMicroelectronics TSA1203 Datasheet HTML 9Page - STMicroelectronics TSA1203 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 30 page
background image
Dynamic characteristics
TSA1203
6/30
3
Dynamic characteristics
Dynamic characteristics are measured under the following conditions, unless otherwise
specified: AVCC = DVCC = VCCB = 2.5 V, FS = 40 Msps, Fin=10.13 MHz, Vin@ -1 dBFS,
VREFP=0.8 V, VREFM=0 V, Tamb = 25° C.
4
Timing characteristics
Timing characteristics are measured under the following conditions, unless otherwise
specified: AVCC = DVCC = VCCB = 2.5 V, FS = 40 Msps, Fin=10.13 MHz, Vin@ -1 dBFS,
VREFP=0.8 V, VREFM=0 V, Tamb = 25° C.
Table 2.
Dynamic characteristics
Symbol
Parameter
Min
Typ
Max
Unit
SFDR
Spurious free dynamic range
-75
-59.5
dBc
SNR
Signal to noise ratio
60.7
67
dB
THD
Total harmonics distortion
-73
-58
dBc
SINAD
Signal to noise and distortion ratio
56.5
66
dB
ENOB
Effective number of bits
9.1
10.8
bits
Table 3.
Timing characteristics
Symbol
Parameter
Test
conditions
Min
Typ
Max
Unit
FS
Sampling frequency
0.5
40
MHz
DC
Clock duty cycle
45
50
55
%
TC1
Clock pulse width (high)
22.5
25
ns
TC2
Clock pulse width (low)
22.5
25
ns
Tod
Data output delay (clock edge to data
valid)
10 pF load
capacitance
9ns
Tpd I
Data pipeline delay for I channel
7
cycles
Tpd Q
Data pipeline delay for Q channel
7.5
cycles
Ton
Falling edge of OEB to digital output valid
data
1ns
Toff
Rising edge of OEB to digital output tri-
state
1ns
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com