データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

25CS160-E/Q4B データシート(PDF) 16 Page - Microchip Technology

部品番号 25CS160-E/Q4B
部品情報  16-Kbit SPI Serial EEPROM with 128-Bit Serial Number
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25CS160-E/Q4B データシート(HTML) 16 Page - Microchip Technology

Back Button 25CS160-E/Q4B Datasheet HTML 12Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 13Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 14Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 15Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 16Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 17Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 18Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 19Page - Microchip Technology 25CS160-E/Q4B Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 53 page
background image
 2026 Microchip Technology Inc. and its subsidiaries
Preliminary
DS20007008B-page 16
25CS160
4.4
Hold Function
The HOLD pin is used to pause the serial
communication with the device without having to stop
or reset the clock sequence. Hold mode, however,
does not affect the internal write cycle. Therefore, if a
write cycle is in progress, asserting the HOLD pin will
not pause the operation, and the write cycle will
continue until it is finished.
Hold mode can only be entered while the CS pin is
asserted. Hold mode is activated by asserting the
HOLD pin during the SCK low pulse. If the HOLD pin is
asserted during the SCK high pulse, then Hold mode
will not start until the beginning of the next SCK low
pulse. The device will remain in Hold mode as long as
the HOLD and CS pins are asserted.
While in Hold mode, the SO pin will be in a
high-impedance state. In addition, both the SI pin and
the SCK pin will be ignored. The WP pin, however, can
still be asserted or deasserted while in Hold mode.
To end Hold mode and resume serial communication,
the HOLD pin must be deasserted during the SCK low
pulse. If the HOLD pin is deasserted during the SCK
high pulse, then Hold mode will not end until the
beginning of the next SCK low pulse.
If the CS pin is deasserted while the HOLD pin is still
asserted, then any sequence that may have been
started will be aborted.
FIGURE 4-2:
HOLD MODE
4.5
Write Protection
The EEPROM array can only be programmed in
accordance with how the Block Protect bits in the
STATUS
register
are
programmed.
Refer
to
Section 6.1.2 “Block Write-Protect Bits” for details.
Additionally, the contents of the STATUS register can
be protected by enabling the Write-Protect Enable
(WPEN) bit in the STATUS register.
When the WPEN function is enabled, the STATUS
register contents will be protected when the WP pin is
asserted (low). Details about the WPEN function are
provided in Section 6.1.1 “Write-Protect Enable Bit”.
HOLD
CS
Hold
SCK
Hold
Hold



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com