| データシートサーチシステム |
|
ADGM3144BCCZ-R2 データシート(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADGM3144BCCZ-R2 データシート(HTML) 9 Page - Analog Devices |
|
9 / 30 page ![]() Data Sheet ADGM3144 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS analog.com Rev. 0 | 9 of 30 Figure 6. ADGM3144 Pin Configuration Table 6. Pin Function Descriptions Pin No. Mnemonic Description 1 VDD Positive Power Supply Input. For the recommended input voltage see Table 1. Place a 0.1μF decoupling capacitor to GND as close to this pin as possible. The decoupling capacitor should be rated to at least 16V DC. 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16, 18 GND Ground Return. 3 RF4 RF4 Port. This pin can be an input or an output. If the pin is unused, it is recommended to either terminate it with a 50Ω resistor to GND (to prevent resonances in high-speed and RF applications) or tie it directly to GND (for DC-only applications). 5 RF3 RF3 Port. This pin can be an input or an output. If the pin is unused, it is recommended to either terminate it with a 50Ω resistor to GND (to prevent resonances in high-speed and RF applications) or tie it directly to GND (for DC-only applications). 10 RFC Common RFC Port. This pin can be an input or an output. 15 RF2 RF2 Port. This pin can be an input or an output. If the pin is unused, it is recommended to either terminate it with a 50Ω resistor to GND (to prevent resonances in high-speed and RF applications) or tie it directly to GND (for DC-only applications). 17 RF1 RF1 Port. This pin can be an input or an output. If the pin is unused, it is recommended to either terminate it with a 50Ω resistor to GND (to prevent resonances in high-speed and RF applications) or tie it directly to GND (for DC-only applications). 19 PIN/SPI Parallel Mode Enable/SPI Mode Enable. The SPI interface is enabled when this pin is high, and the parallel interface (IN1, IN2, IN3, IN4) is enabled when this pin is low. 20 IN1/SDO Parallel Logic Digital Control Input 1 (IN1). The voltage applied to this pin controls the gate of the RF1 to RFC MEMS switch. In SPI mode, this pin is the serial data output (SDO) pin. 21 IN2/SCLK Parallel Logic Digital Control Input 2 (IN2). The voltage applied to this pin controls the gate of the RF2 to RFC MEMS switch. In SPI mode, this pin is the serial clock (SCLK) that synchronizes the target device(s) to the controller device. 22 IN3/CS Parallel Logic Digital Control Input 3 (IN3). The voltage applied to this pin controls the gate of the RF3 to RFCB MEMS switch. In SPI mode, this pin is the chip select (CS). CS is an active low signal that selects the target device with which the controller device intends to communicate. 23 IN4/SDI Parallel Logic Digital Control Input 4 (IN4). The voltage applied to this pin controls the gate of the RF4 to RFCB MEMS switch. In SPI mode, this pin is the serial data input (SDI). 24 VCP Driver IC output. This pin outputs 80V DC. Place a 0.1nF decoupling capacitor to GND as close to this pin as possible. The decoupling capacitor should be rated to at least 100V DC. EP Exposed Pad. EP is internally connected to GND. Connect this pad to GND. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |