データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC7410 データシート(PDF) 41 Page - Freescale Semiconductor, Inc

部品番号 MPC7410
部品情報  RISC Microprocessor Hardware Specifications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC7410 データシート(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button MPC7410 Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC7410 Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 56 page
background image
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
Freescale Semiconductor
41
System Design Information
Figure 25. COP Connector Diagram
HRESET
HRESET 6
From Target
Board Sources
HRESET
13
SRESET
SRESET
SRESET
NC
NC
11
VDD_SENSE
6
5 1
15
2 k
Ω
10 k
Ω
10 k
Ω
10 k
Ω
OVDD
OVDD
OVDD
OVDD
CHKSTP_IN
CHKSTP_IN
8
TMS
TDO
TDI
TCK
TMS
TDO
TDI
TCK
9
1
3
4
TRST
7
16
2
10
12
(if any)
14 2
Key
QACK
OVDD
OVDD
10 k
Ω
OVDD
10 k
Ω
OVDD
10 k
Ω
10 k
Ω
QACK
QACK
CHKSTP_OUT
CHKSTP_OUT
3
13
9
5
1
6
10
2
15
11
7
16
12
8
4
KEY
No Pin
COP Connector
Physical Pin Out
10 k
Ω 4
OVDD
1
2 k
Ω 3
0
Ω 5
Notes:
1. RUN/STOP, normally found on pin 5 of the COP header, is not implemented on the MPC7410. Connect
pin 5 of the COP header to OVDD with a 10-kΩ pull-up resistor.
2. Key location; pin 14 is not physically present on the COP header.
3. Component not populated. Populate only if debug tool does not drive QACK.
4. Populate only if debug tool uses an open-drain type output and does not actively negate QACK.
5. If the JTAG interface is implemented, connect HRESET from the target source to TRST from the COP
header though an AND gate to TRST of the part. If the JTAG interface is not implemented, connect
HRESET from the target source to TRST of the part through a 0-
Ω isolation resistor.
6. The COP port and target board should be able to independently assert HRESET and TRST to the pro-
cessor in order to fully control the processor as shown above.
TRST 6
10 k
Ω
OVDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com