 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
TDA7500A データシート(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7500A データシート(HTML) 25 Page - STMicroelectronics |
|
|
25 / 40 page  25/40 TDA7500A EXTERNAL MEMORY INTERFACE (EMI) SRAM MODE Figure 12. External Memory Interface SRAM Read Cycle. Figure 13. External Memory Interface SRAM Write Cycle. Characteristics 40MHz Unit Min. Max. Address Valid and CS Assertion Pulse Width 89 -- ns Address Valid to RD or WR Assertion 23 -- ns RD or WR Assertion Pulse Width 45 -- ns RD or WR Negation to RD or WR Assertion 39 -- ns RD or WR Negation to Address not Valid 5 -- ns Address Valid to Input Data Valid -- 72 ns RD Assertion to Input Data Valid -- 35 ns RD Negation to Data Not Valid (Data Hold Time) 0 -- ns Address Valid to WR Negation 73 -- ns Data Setup Time to WR Negation 32 -- ns Data Hold Time from WR Negation 5 -- ns WR Assertion to Data Valid -- 18 ns WR Negation to Data High-Z (Note 1) -- 23 ns WR Assertion to Data Active 5 -- ns add. [7:0] data add. [13:8] SRA_D [7:0] SRA_D [13:8] ALE DRD add. [7:0] data add. [13:8] SRA [7:0] SRA [13:8] ALE DWR |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
