データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7FOXF1 データシート(PDF) 113 Page - STMicroelectronics

部品番号 ST7FOXF1
部品情報  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7FOXF1 データシート(HTML) 113 Page - STMicroelectronics

Back Button ST7FOXF1 Datasheet HTML 109Page - STMicroelectronics ST7FOXF1 Datasheet HTML 110Page - STMicroelectronics ST7FOXF1 Datasheet HTML 111Page - STMicroelectronics ST7FOXF1 Datasheet HTML 112Page - STMicroelectronics ST7FOXF1 Datasheet HTML 113Page - STMicroelectronics ST7FOXF1 Datasheet HTML 114Page - STMicroelectronics ST7FOXF1 Datasheet HTML 115Page - STMicroelectronics ST7FOXF1 Datasheet HTML 116Page - STMicroelectronics ST7FOXF1 Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 226 page
background image
ST7FOXF1, ST7FOXK1, ST7FOXK2
On-chip peripherals
113/226
In this case, the HALT instruction stops the oscillator. When the oscillator is stopped, the Lite
timer stops counting and is no longer able to generate a Watchdog reset until the
microcontroller receives an external interrupt or a reset.
If an external interrupt is received, the WDG restarts counting after 4096 CPU clocks. If a
reset is generated, the Watchdog is disabled (reset state).
Recommendations
Make sure that an external event is available to wake up the microcontroller from Halt
mode.
Before executing the HALT instruction, refresh the WDGD bit, to avoid an unexpected
Watchdog reset immediately after waking up the microcontroller.
When using an external interrupt to wake up the microcontroller, reinitialize the
corresponding I/O as “Input Pull-up with Interrupt” before executing the HALT
instruction. The main reason for this is that the I/O may be wrongly configured due to
external interference or by an unforeseen logical condition.
For the same reason, reinitialize the level sensitiveness of each external interrupt as a
precautionary measure.
Figure 54.
Watchdog timing diagram
10.3.4
Low power modes
tWDG
fWDG
INTERNAL
WATCHDOG
RESET
WDGD BIT
SOFTWARE SETS
WDGD BIT
HARDWARE CLEARS
WDGD BIT
WATCHDOG RESET
(2ms @ 8MHz fOSC)
Table 39.
Effect of low power modes on Lite timer 2
Mode
Description
Slow
No effect on Lite timer
(this peripheral is driven directly by fOSC/32)
Wait
No effect on Lite timer
Active Halt
No effect on Lite timer
Halt
Lite timer stops counting



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com