データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7FOXF1 データシート(PDF) 161 Page - STMicroelectronics

部品番号 ST7FOXF1
部品情報  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7FOXF1 データシート(HTML) 161 Page - STMicroelectronics

Back Button ST7FOXF1 Datasheet HTML 157Page - STMicroelectronics ST7FOXF1 Datasheet HTML 158Page - STMicroelectronics ST7FOXF1 Datasheet HTML 159Page - STMicroelectronics ST7FOXF1 Datasheet HTML 160Page - STMicroelectronics ST7FOXF1 Datasheet HTML 161Page - STMicroelectronics ST7FOXF1 Datasheet HTML 162Page - STMicroelectronics ST7FOXF1 Datasheet HTML 163Page - STMicroelectronics ST7FOXF1 Datasheet HTML 164Page - STMicroelectronics ST7FOXF1 Datasheet HTML 165Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 226 page
background image
ST7FOXF1, ST7FOXK1, ST7FOXK2
On-chip peripherals
161/226
Figure 75.
Generic SS timing diagram
Figure 76.
Hardware/software slave select management
Master mode operation
In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and
phase are configured by software (refer to the description of the SPICSR register).
Note:
The idle state of SCK must correspond to the polarity selected in the SPICSR register (by
pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).
How to operate the SPI in master mode
To operate the SPI in master mode, perform the following steps in order:
1.
Write to the SPICR register:
Select the clock frequency by configuring the SPR[2:0] bits.
Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.
Figure 77 shows the four possible configurations.
Note:
The slave must have the same CPOL and CPHA settings as the master.
2.
Write to the SPICSR register:
Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin
high for the complete byte transmit sequence.
3.
Write to the SPICR register:
Set the MSTR and SPE bits
Note:
MSTR and SPE bits remain set only if SS is high).
Caution:
if the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not
taken into account.
The transmit sequence begins when software writes a byte in the SPIDR register.
Byte 1
Byte 2
Byte 3
MOSI/MISO
Master SS
Slave SS
(if CPHA = 0)
Slave SS
(if CPHA = 1)
1
0
SS
internal
SSM bit
SSI bit
SS
external pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com