データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STA333BW データシート(PDF) 44 Page - STMicroelectronics

部品番号 STA333BW
部品情報  2.1-channel high-efficiency digital audio system
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA333BW データシート(HTML) 44 Page - STMicroelectronics

Back Button STA333BW Datasheet HTML 40Page - STMicroelectronics STA333BW Datasheet HTML 41Page - STMicroelectronics STA333BW Datasheet HTML 42Page - STMicroelectronics STA333BW Datasheet HTML 43Page - STMicroelectronics STA333BW Datasheet HTML 44Page - STMicroelectronics STA333BW Datasheet HTML 45Page - STMicroelectronics STA333BW Datasheet HTML 46Page - STMicroelectronics STA333BW Datasheet HTML 47Page - STMicroelectronics STA333BW Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 64 page
background image
Register description
STA333BW
44/64
6.9.1
Tone control bypass
Tone control (bass/treble) can be bypassed on a per channel basis for channels 1 and 2.
CxTCB:
0: perform tone control on channel X, normal operation
1: bypass tone control on channel X
6.9.2
EQ bypass
EQ control can be bypassed on a per channel basis for channels 1 and 2. If EQ control is
bypassed on a given channel the prescale and all filters (high-pass, biquads, de-emphasis,
bass, treble in any combination) are bypassed for that channel.
CxEQBP:
0: perform EQ on channel X, normal operation
1: bypass EQ on channel X
6.9.3
Volume bypass
Each channel contains an individual channel volume bypass. If a particular channel has
volume bypassed via the CxVBP = 1 register then only the channel volume setting for that
particular channel affects the volume setting, the master volume setting will not affect that
channel.
6.9.4
Binary output enable registers
Each individual channel output can be set to output a binary PWM stream. In this mode
output A of a channel is considered the positive output and output B is negative inverse.
CxBO:
0: DDX tri-state output, normal operation
1: binary output
6.9.5
Limiter select
Limiter selection can be made on a per-channel basis according to the channel limiter select
bits.
.
D7
D6
D5
D4
D3
D2
D1
D0
C3OM1
C3OM0
C3LS1
C3LS0
C3BO
C3VPB
1
000
00
Table 21.
Channel limiter mapping as a function of CxLS bits
CxLS[1:0]
Channel limiter mapping
00
Channel has limiting disabled
01
Channel is mapped to limiter #1
10
Channel is mapped to limiter #2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com