データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M50FW080K5TP データシート(PDF) 15 Page - STMicroelectronics

部品番号 M50FW080K5TP
部品情報  8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M50FW080K5TP データシート(HTML) 15 Page - STMicroelectronics

Back Button M50FW080K5TP Datasheet HTML 11Page - STMicroelectronics M50FW080K5TP Datasheet HTML 12Page - STMicroelectronics M50FW080K5TP Datasheet HTML 13Page - STMicroelectronics M50FW080K5TP Datasheet HTML 14Page - STMicroelectronics M50FW080K5TP Datasheet HTML 15Page - STMicroelectronics M50FW080K5TP Datasheet HTML 16Page - STMicroelectronics M50FW080K5TP Datasheet HTML 17Page - STMicroelectronics M50FW080K5TP Datasheet HTML 18Page - STMicroelectronics M50FW080K5TP Datasheet HTML 19Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 56 page
background image
M50FW080
Signal descriptions
15/55
2.2
Address/Address Multiplexed (A/A Mux) signal descriptions
For the Address/Address Multiplexed (A/A Mux) Interface see Figure 2 and Table 2.
2.2.1
Address inputs (A0-A10)
The Address Inputs are used to set the Row Address bits (A0-A10) and the Column
Address bits (A11-A19). They are latched during any bus operation by the Row/Column
Address Select input, RC.
2.2.2
Data inputs/outputs (DQ0-DQ7)
The Data Inputs/Outputs hold the data that is written to or read from the memory. They
output the data stored at the selected address during a Bus Read operation. During Bus
Write operations they represent the commands sent to the Command Interface of the
internal state machine. The Data Inputs/Outputs, DQ0-DQ7, are latched during a Bus Write
operation.
2.2.3
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
2.2.4
Write Enable (W)
The Write Enable, W, controls the Bus Write operation of the memory’s Command Interface.
2.2.5
Row/Column Address Select (RC)
The Row/Column Address Select input selects whether the Address Inputs should be
latched into the Row Address bits (A0-A10) or the Column Address bits (A11-A19). The
Row Address bits are latched on the falling edge of RC whereas the Column Address bits
are latched on the rising edge.
2.2.6
Ready/Busy Output (RB)
The Ready/Busy pin gives the status of the memory’s Program/Erase Controller. When
Ready/Busy is Low, VOL, the memory is busy with a Program or Erase operation and it will
not accept any additional Program or Erase command except the Program/Erase Suspend
command. When Ready/Busy is High, VOH, the memory is ready for any Read, Program or
Erase operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com