データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PSD813F1 データシート(PDF) 99 Page - STMicroelectronics

部品番号 PSD813F1
部品情報  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F1 データシート(HTML) 99 Page - STMicroelectronics

Back Button PSD813F1 Datasheet HTML 95Page - STMicroelectronics PSD813F1 Datasheet HTML 96Page - STMicroelectronics PSD813F1 Datasheet HTML 97Page - STMicroelectronics PSD813F1 Datasheet HTML 98Page - STMicroelectronics PSD813F1 Datasheet HTML 99Page - STMicroelectronics PSD813F1 Datasheet HTML 100Page - STMicroelectronics PSD813F1 Datasheet HTML 101Page - STMicroelectronics PSD813F1 Datasheet HTML 102Page - STMicroelectronics PSD813F1 Datasheet HTML 103Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 120 page
background image
Preliminary
PSD813F1-A
95
-15
-20
Turbo
Symbol
Parameter
Conditions
Min
Max
Min
Max
Off
Unit
tLVLX
ALE or AS Pulse Width
26
30
ns
tAVLX
Address Setup Time
(Note 3)
10
12
ns
tLXAX
Address Hold Time
(Note 3)
12
14
ns
tAVQV
Address Valid to Data Valid (Notes 3 and 6)
150
200
Add 20
ns
t SLQV
CS Valid to Data Valid
150
200
ns
RD to Data Valid 8-Bit Bus
(Note 5)
35
40
ns
t RLQV
RD or PSEN to Data Valid 8-Bit Bus,
8031, 80251
(Note 2)
50
55
ns
t RHQX
RD Data Hold Time
(Note 1)
0
0
ns
tRLRH
RD Pulse Width (also DS, LDS, UDS)
40
45
ns
RD or PSEN Pulse Width (8031, 80251)
55
60
ns
tRHQZ
RD to Data High-Z
(Note 1)
40
45
ns
tEHEL
E Pulse Width
45
52
ns
tTHEH
R/W Setup Time to Enable
18
20
ns
tELTL
R/W Hold Time After Enable
0
0
ns
tAVPV
Address Input Valid to
(Note 4)
35
40
ns
Address Output Delay
Read Timing (3.0 V to 3.6 V Versions)
Microcontroller Interface – PSD813F1V AC/DC Parameters
(3.0 V to 3.6 V Versions)
NOTES: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals.
2. RD and PSEN have the same timing for 8031.
3. Any input used to select an internal PSD813F function.
4. In multiplexed mode latched address generated from ADIO delay to address output on any Port.
5. RD timing has the same timing as DS, LDS, and UDS signals.
6. In Turbo Off mode, add 20ns to tAVQV.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com