| データシートサーチシステム |
|
MIC3002 データシート(PDF) 21 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
MIC3002 データシート(HTML) 21 Page - Micrel Semiconductor |
|
21 / 65 page ![]() Micrel, Inc. MIC3002 July 2007 21 M9999-073107-B hbwhelp@micrel.com or (408) 955-1690 Serial Address A2h Byte Bit Default Value Description 7 0 Masking bit for Temp High Warning interrupt source 6 0 Masking bit for Temp Low Warning interrupt source 5 0 Masking bit for Voltage High Warning interrupt source 4 0 Masking bit for Voltage Low Warning interrupt source 3 0 Masking bit for Bias High Warning interrupt source 2 0 Masking bit for Bias Low Warning interrupt source 1 0 Masking bit for TX Power High Warning interrupt source 250 0 0 Masking bit for TX Power Low Warning interrupt source 7 0 Masking bit for RX Power High Warning interrupt source 6 1 Masking bit for RX Power Low Warning interrupt source 5 Reserved 4 Reserved 3 Reserved 2 Reserved 1 Reserved 251 0 Reserved Table 9. Warnings Interrupt Sources Masking Bits Alarms and Warnings as TXFAULT Source Alarms and warnings are not sources for TXFAULT with the default setting. To set alarms as a TXFAULT source set OEMCFG4 bit 6 to 1. To set warnings as a TXFAULT, source set OEMCFG4 bit 7 to 1. The alarms and warnings TXFAULT sources can be masked individually in the same way shown in Tables 7 and 8. Alarms and Warnings Latch Alarms and warnings are latched with the default setting, i.e., the flags once asserted remain ON until the register is read or TXDSABLE is toggled. If OEMCFG4 bit 5 is set to 1, the warnings are not latched and will be set and reset with the warning condition. Reading the register or toggling TXDISABLE will clear the flag. If OEMCFG4 bit 4 is set to 1, the alarms are not latched and will be set and reset with the alarm condition. Reading the register or toggling TXDISABLE will clear the flag. SMBus Multipart Support If more than one MIC3002 device shares the same serial interface and multipart mode is selected on them (OEMCFG5 bit 3 = 1), then pin 7 and pin 20 become SMBus address bits 3 and 4 respectively. Therefore, the parts should have a different setting on those pins to create four address combinations based upon pin 7 and pin 20 state, (00, 01, 10, 11) where 0 is a pull down to GND and 1 is a pull up to VCC. The parts come from the factory with the same address (A0) and multipart mode OFF (OEMCFG5 bit 3 = 0). After power up, write 1 to OEMCFG5 bit 3 to turn ON multipart mode, which is done to all parts at the same time since they all respond to serial address A0 at this point. With multipart mode ON, the parts have different addresses based on the states of pins 7 and 20. Another option is to access each part individually, set their single mode address in OEMCFG2 bits [4-7] to different values and then turn OFF multipart mode to return to normal mode where the parts have new different address. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |