データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L8229 データシート(PDF) 28 Page - STMicroelectronics

部品番号 L8229
部品情報  Dual DMOS full bridge stepper/DC motor driver
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L8229 データシート(HTML) 28 Page - STMicroelectronics

Back Button L8229 Datasheet HTML 24Page - STMicroelectronics L8229 Datasheet HTML 25Page - STMicroelectronics L8229 Datasheet HTML 26Page - STMicroelectronics L8229 Datasheet HTML 27Page - STMicroelectronics L8229 Datasheet HTML 28Page - STMicroelectronics L8229 Datasheet HTML 29Page - STMicroelectronics L8229 Datasheet HTML 30Page - STMicroelectronics L8229 Datasheet HTML 31Page - STMicroelectronics L8229 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 42 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
SPI programming
L8229
28/42
9
SPI programming
On power up, the device is by default in sleep mode. Before coming out from sleep, the
device needs to be programmed to drive either Stepping or DC motor. This is controlled by
W2 bit 14. Default is stepping motor drive.
The device can be awoken from the sleep mode by means of the bit 3 of W1.
The device can be set in brake mode ( both outputs are LL) by means of W1 bit 15. Please
note that Brake mode overcomes Nsleep mode.
9.1
Current Control
Current level in the motor is set by means of a combination of Vref (ext or int), Rsense and
DAC control bits.
The max current is set as follows:
Imax = Vref / (Range x Rsense)
Vref can be set to be internal at 2V or externally applied to VREF1 and VREF2 pins. On
power up, the default is the internal 2V.
Vref voltage is divided according to Range value that is defined by W2 bit 6 to be either 10
or 5.
Table 22.
Motor mode selected by W2
Bit 14
Mode
0
Stepping motor
1
DC motor
Table 23.
Nsleep mode selected by W1
Bit 3
Mode
0
Sleep
1Normal
Table 24.
Brake mode selected by W1
Bit 15
Mode
0Normal
1Brake
Table 25.
Vref mode selected by W2
Bit 5
Mode
0
Internal ref. 2V
1
External ref. (7.5V max)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com