データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADP1761ACPZ-1.5-R7 データシート(PDF) 13 Page - Analog Devices

部品番号 ADP1761ACPZ-1.5-R7
部品情報  1 A, Low VIN, Low Noise, CMOS Linear Regulator
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADP1761ACPZ-1.5-R7 データシート(HTML) 13 Page - Analog Devices

Back Button ADP1761ACPZ-1.5-R7 Datasheet HTML 9Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 10Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 11Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 12Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 13Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 14Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 15Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 16Page - Analog Devices ADP1761ACPZ-1.5-R7 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 21 page
background image
Data Sheet
ADP1761
THEORY OF OPERATION
analog.com
Rev. D | 13 of 21
ADJUSTABLE OUTPUT VOLTAGE
The output voltage of the ADP1761 can be set over a 0.5 V to 1.5 V
range. Connect a resistor (RADJ) from the VADJ pin to ground to set
the output voltage. To calculate the output voltage, use the following
equation:
VOUT=AD× RADJ×IADJ
(3)
where:
AD is the gain factor with a typical value of 3.0 between the VADJ
pin and the VOUT pin.
IADJ is the 50.0 µA constant current out of the VADJ pin.
ENABLE FEATURE
The ADP1761 uses the EN pin to enable and disable the VOUT
pins under normal operating conditions. As shown in Figure 27,
when a rising voltage on EN crosses the active threshold, VOUT
turns on. When a falling voltage on EN crosses the inactive thresh-
old, VOUT turns off.
Figure 27. Typical EN Pin Operation
As shown in Figure 28, the EN pin has hysteresis built in. This
hysteresis prevents on/off oscillations that can occur due to noise
on the EN pin as it passes through the threshold points.
Figure 28. Output Voltage vs. Typical EN Pin Voltage, VOUT = 1.3 V
POWER-GOOD (PG) FEATURE
The ADP1761 provides a power-good pin (PG) to indicate the
status of the output. This open-drain output requires an external
pull-up resistor that can be connected to VIN or VOUT. If the device
is in shutdown mode, current-limit mode, or thermal shutdown, or
if it falls below 90% of the nominal output voltage, PG immediately
transitions low. During soft start, the rising threshold of the power-
good signal is 95% of the nominal output voltage.
The open-drain output is held low when the ADP1761 has a suffi-
cient input voltage to turn on the internal PG transistor. An optional
soft start delay can be detected. The PG transistor is terminated via
a pull-up resistor to VOUT or VIN.
Power-good accuracy is 92.5% of the nominal regulator output
voltage when this voltage is rising, with a 95% trip point when this
voltage is falling.
Regulator input voltage brownouts or glitches trigger a power no
good if VOUT falls below 92.5%.
A normal power-down triggers a power good when VOUT is at 95%.
Figure 29. Typical PG Behavior vs. VOUT, VIN Rising (VOUT = 1.3 V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com