データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ICS87993I データシート(PDF) 1 Page - Integrated Circuit Systems

部品番号 ICS87993I
部品情報  1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL PLL CLOCK DRIVER W/DYNAMIC CLOCK SWITCH
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ICST [Integrated Circuit Systems]
ホームページ  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS87993I データシート(HTML) 1 Page - Integrated Circuit Systems

  ICS87993I Datasheet HTML 1Page - Integrated Circuit Systems ICS87993I Datasheet HTML 2Page - Integrated Circuit Systems ICS87993I Datasheet HTML 3Page - Integrated Circuit Systems ICS87993I Datasheet HTML 4Page - Integrated Circuit Systems ICS87993I Datasheet HTML 5Page - Integrated Circuit Systems ICS87993I Datasheet HTML 6Page - Integrated Circuit Systems ICS87993I Datasheet HTML 7Page - Integrated Circuit Systems ICS87993I Datasheet HTML 8Page - Integrated Circuit Systems ICS87993I Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
87993AYI
www.icst.com/products/hiperclocks.html
REV. B May 21, 2003
1
Integrated
Circuit
Systems, Inc.
ICS87993I
1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
PLL CLOCK DRIVER W/DYNAMIC CLOCK SWITCH
GENERAL DESCRIPTION
The ICS87993I is a PLL clock driver designed
specifically for redundant clock tree designs. The
device receives two differential LVPECL clock
signals from which it generates 5 new differen-
tial LVPECL clock outputs. Two of the output pairs
regenerate the input signal frequency and phase while the
other three pairs generate 2x, phase aligned clock outputs.
External PLL feedback is used to also provide zero delay
buffer performance.
The ICS87993I Dynamic Clock Switch (DCS) circuit continu-
ously monitors both input CLK signals. Upon detection of a
failure (CLK stuck HIGH or LOW for at least 1 period), the
INP_BAD for that CLK will be latched (H). If that CLK is the
primary clock, the DCS will switch to the good secondary
clock and phase/frequency alignment will occur with minimal
output phase disturbance. The typical phase bump caused
by a failed clock is eliminated.
HiPerClockS™
,&6
FEATURES
• 5 differential 3.3V LVPECL outputs
• Selectable differential clock inputs
• CLKx, nCLKx pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
• VCO range: 200MHz to 500MHz
• External feedback for “zero delay” clock regeneration
with configurable frequencies
• Cycle-to-cycle jitter (RMS): 20ps (maximum)
• Output skew: 70ps (maximum), within one bank
• 3.3V supply voltage
• -40°C to 85°C ambient operating temperature
• Pin compatible with MPC993
32-Lead QFP (LQFP)
7mm x 7mm x 1.4mm
package body
Y Package
Top View
24 23 22 21 20 19 18 17
1
2
3
4
5
6
7
8
25
26
27
28
29
30
31
32
16
15
14
13
12
11
10
9
VCC
INP0BAD
INP1BAD
CLK_SELECTED
VEE
nEXT_FB
EXT_FB
VEE
nQA1
QA1
nQA0
QA0
VCC
VCCA
MAN_OVERRIDE
PLL_SEL
ICS87993I
PIN ASSIGNMENT
BLOCK DIAGRAM
PLL
÷2
÷4
Dynamic Switch
Logic
nQB0
QB0
nQB1
QB1
nQB2
QB2
nQA0
QA0
nQA1
QA1
PLL_SEL
CLK_SELECTED
INP1BAD
INP0BAD
MAN_OVERRIDE
ALARM_RESET
SEL_CLK
nCLK0
CLK0
nCLK1
CLK1
nEXT_FB
EXT_FB
nMR


同様の部品番号 - ICS87993I

メーカー部品番号データシート部品情報
logo
Integrated Circuit Syst...
ICS87931BYI ICST-ICS87931BYI Datasheet
166Kb / 14P
LOW SKEW, 1-TO-6 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
REV. A JUNE 23, 2003
ICS87931BYIT ICST-ICS87931BYIT Datasheet
166Kb / 14P
LOW SKEW, 1-TO-6 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
REV. A JUNE 23, 2003
ICS87931I ICST-ICS87931I Datasheet
166Kb / 14P
LOW SKEW, 1-TO-6 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
REV. A JUNE 23, 2003
logo
Renesas Technology Corp
ICS87931I-147 RENESAS-ICS87931I-147 Datasheet
386Kb / 16P
LOW SKEW, 1-TO-6 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
AUGUST 13, 2013
logo
Integrated Circuit Syst...
ICS87946-01 ICST-ICS87946-01 Datasheet
159Kb / 13P
LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR
REV. A JANUARY 2, 2002
More results

同様の説明 - ICS87993I

メーカー部品番号データシート部品情報
logo
Motorola, Inc
MPC993 MOTOROLA-MPC993 Datasheet
97Kb / 6P
Dynamic Switch PLL Clock Driver
logo
Integrated Circuit Syst...
ICS8735-01 ICST-ICS8735-01 Datasheet
287Kb / 17P
1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR
REV. F NOVEMBER 12, 2004
logo
Exar Corporation
XRK7933 EXAR-XRK7933 Datasheet
233Kb / 10P
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
XRK7988 EXAR-XRK7988 Datasheet
231Kb / 10P
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
logo
Integrated Device Techn...
8735-31 IDT-8735-31_16 Datasheet
424Kb / 21P
1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
87354 IDT-87354 Datasheet
198Kb / 15P
Differential-to-3.3V LVPECL Clock Generator
logo
Renesas Technology Corp
8735-31 RENESAS-8735-31 Datasheet
620Kb / 22P
1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
January 27, 2016
8735BI-01 RENESAS-8735BI-01 Datasheet
610Kb / 22P
1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator
January 27, 2016
87993I RENESAS-87993I Datasheet
427Kb / 18P
1-to-5 Differential-to-3.3V LVPECL PLL Clock Driver W/Dynamic Clock Switch
2/18/15
87354 RENESAS-87354 Datasheet
359Kb / 16P
÷4/÷5 Differential-to-3.3V LVPECL Clock Generator
2019
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com