PSD413A1 datasheet(78/123 Pages) STMICROELECTRONICS

78 / 123 page

PSD4XX Family

System

Configuration

(cont.)

Data In

This Register is used to read the inputs on the port pins.

Control

“0” sets the corresponding port pin in Address Out Mode.

“1” sets the pin in MCU I/O Mode.

Data Out

Holds the output data in the MCU I/O Mode.

This register is used to control the data flow in the I/O ports.

Direction

“0” sets the corresponding pin as an input pin.

“1” sets the pin as an output pin.

Open Drain

“0” sets the corresponding pin driver as a CMOS driver.

“1” sets the pin driver as an Open Drain Driver.

PLD – I/O

A read only status register; a

“1” indicates the corresponding pin

is configured as a PLD pin.

Macrocell Out

This register holds the outputs of the GPLD macrocells.

Page Register

A 4-bit register that supports paging.

1. Configures the PSD4XX SRAM to be accessed by

“PSEN” as

program space (8031 design).

2. Enables the Peripheral I/O Mode of Port A.

PMMR0

Power management registers; enables the PSD4XX Power Down

PMMR1

Mode and other power saving configurations.

Table 23. Register Function

PSD413A1 データシート(PDF) 78 Page - STMicroelectronics

PSD413A1 データシート(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード