ST6252CM1 datasheet(41/78 Pages) STMICROELECTRONICS

41 / 78 page

41/78

ST62T52C ST62T62C/E62C

4.2 TIMER

The MCU features an on-chip Timer peripheral,

consisting of an 8-bit counter with a 7-bit program-

mable prescaler, giving a maximum count of 215.

Figure 25. shows the Timer Block Diagram. The

content of the 8-bit counter can be read/written in

the Timer/Counter register, TCR, which can be ad-

dressed in Data space as a RAM location at ad-

dress 0D3h. The state of the 7-bit prescaler can be

read in the PSC register at address 0D2h. The

control logic device is managed in the TSCR reg-

ister as described in the following paragraphs.

The 8-bit counter is decrement by the output (ris-

ing edge) coming from the 7-bit prescaler and can

be loaded and read under program control. When

it decrements to zero then the TMZ (Timer Zero)bit

in the TSCR is set. If the ETI (Enable Timer Inter-

rupt) bit in the TSCR is also set, an interrupt re-

quest is generated. The Timer interrupt can be

used to exit the MCU from WAIT mode.

The prescaler input is the internal frequency (fINT)

divided by 12. The prescaler decrements on the

rising edge. Depending on the division factor pro-

grammed by PS2, PS1 and PS0 bits in the TSCR

(see Table 13.), the clock input of the timer/coun-

ter register is multiplexed to different sources. For

division factor 1, the clock input of the prescaler is

also that of timer/counter; for factor 2, bit 0 of the

prescaler register is connected to the clock input of

TCR. This bit changes its state at half the frequen-

cy of the prescaler input clock. For factor 4, bit 1 of

the PSC is connected to the clock input of TCR,

and so forth. The prescaler initialize bit, PSI, in the

TSCR register must be set to allow the prescaler

(and hence the counter) to start. If it is cleared, all

the prescaler bits are set and the counter is inhib-

ited from counting. The prescaler can be loaded

with any value between 0 and 7Fh, if bit PSI is set.

The prescaler tap is selected by means of the

PS2/PS1/PS0 bits in the control register.

Figure 26. illustrates the Timer’s working principle.

Figure 25. Timer Block Diagram

DATA BUS

8-BIT

COUNTER

STATUS/CONTROL

INTERRUPT

LINE

VR02070A

SELECT

1OF 7

b7 b6

TMZ ETI D5

D4 PSI PS2 PS1 PS0

fINT

PSC

ST6252CM1 データシート(PDF) 41 Page - STMicroelectronics

ST6252CM1 データシート(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

データシートダウンロード