ST6253CM3 datasheet(21/86 Pages) STMICROELECTRONICS

部品番号	ST6253CM3

部品情報	8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI

PDF	86 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

21 / 86 page

21/86

ST62T53C/T60C/T63C ST62E60C

CLOCK SYSTEM (Cont’d)

Oscillator Control Registers

Address: DCh

—

Write only

Reset State: 00h

Bit 7-4. These bits are not used.

Bit 3. Reserved. Cleared at Reset. Must be kept

cleared.

Bit 2. Reserved. Must be kept low.

RS1-RS0. These bits select the division ratio of

the Oscillator Divider in order to generate the inter-

nal frequency. The following selctions are availa-

ble:

Note: Care is required when handling the OSCR

son, it is not allowed to change the OSCR contents

while executing interrupt service routine, as the

service routine cannot save and then restore its

previous content. If it is impossible to avoid the

writing of this register in interrupt service routine,

an image of this register must be saved in a RAM

location, and each time the program writes to

OSCR it must write also to the image register. The

image register must be written first, so if an inter-

rupt occurs between the two instructions the

OSCR is not affected.

---

OSCR

RS1

RS0

RS1

RS0

Division Ratio

ST6253CM3 データシート(PDF) 21 Page - STMicroelectronics

ST6253CM3 データシート(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

データシートダウンロード