TAS5705PAPRG4 datasheet(26/71 Pages) TI

26 / 71 page

SERIAL INTERFACE CONTROL AND TIMING

I2S Timing

SCLK

32Clks

LRCLK(NoteReversedPhase)

LeftChannel

24-BitMode

20-BitMode

16-BitMode

MSB

LSB

32Clks

RightChannel

2-ChannelI S(PhilipsFormat)StereoInput

T0034-01

MSB

LSB

SCLK

TAS5705

SLOS549 – JUNE 2008 ...................................................................................................................................................................................................... www.ti.com

I2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the

right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or

64 × fS is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes

state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit

clock. The DAP masks unused trailing data-bit positions.

NOTE: All data presented in 2s-complement form with MSB first.

Figure 28. I2S 64-fS Format

Submit Documentation Feedback

Product Folder Link(s): TAS5705

TAS5705PAPRG4 データシート(PDF) 26 Page - Texas Instruments

TAS5705PAPRG4 データシート(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

データシートダウンロード