データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TDA7580 データシート(PDF) 13 Page - STMicroelectronics

部品番号 TDA7580
部品情報  FM/AM digital IF sampling processor
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7580 データシート(HTML) 13 Page - STMicroelectronics

Back Button TDA7580_07 Datasheet HTML 9Page - STMicroelectronics TDA7580_07 Datasheet HTML 10Page - STMicroelectronics TDA7580_07 Datasheet HTML 11Page - STMicroelectronics TDA7580_07 Datasheet HTML 12Page - STMicroelectronics TDA7580_07 Datasheet HTML 13Page - STMicroelectronics TDA7580_07 Datasheet HTML 14Page - STMicroelectronics TDA7580_07 Datasheet HTML 15Page - STMicroelectronics TDA7580_07 Datasheet HTML 16Page - STMicroelectronics TDA7580_07 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 39 page
background image
TDA7580
Block diagram and electrical specifications
13/39
53
GNDH
G
3.3V IO ring power ground (debug
interface, GPIO)
54
VDDH
P
3.3V IO ring power supply (Debug
interface, GPIO)
55
DBCK1
B
DSP1 debug port clock (DBCK1) if HS3I
master mode, else high speed
synchronous serial interface (HS3I)
channel3 data
DSP1 GPIO9. 5V
tolerant. With internal
pull down, on at reset
[PP]
Input
56
DBIN1
B
DSP1 GPIO or DSP1 debug port data in
(DBIN1) if HS3I master mode, else high
speed synchronous serial interface (HS3I)
channel2 data i
DSP1 GPIO11
5V tolerant
With internal pull down,
on at reset [PP]
Input
57
DBRQ1
B
DSP1 GPIO or DSP1 debug port request
(DBRQ1) if HS3I master mode, else high
speed synchronous serial interface (HS3I)
channel1 data
5V tolerant. With
internal pull up, on at
reset [PP]
Input
58
DBOUT1
B
DSP1 GPIO or DSP1 debug port data out
(DBOUT1) if HS3I master mode, else high
speed synchronous serial interface (HS3I)
clock
DSP1 GPIO10
5V tolerant
With internal pull up, on
at reset [PP]
Input
59
VDD
P
Digital core power supply
1.8V
60
GND
G
Digital core power ground
61
VDDISO
P
3.3V N-isolation biasing supply
Clean 3.3V supply to be
star connected to
voltage regulator
62
GNDH
G
3.3V IO ring power ground
(modulator digital section)
63
VDDH
P
3.3V IO ring power supply
(modulator digital section)
64
VDDSD
P
3.3V IFADC modulator analogue power
supply
Clean power supply, to
be star connected to
3.3V voltage regulator
Table 5.
Pin description (continued)
Name
Type
Description
Notes
After
Reset
I/O Type
I/O Definition and status
P: Power supply from voltage regulator
G: Power ground from voltage regulator
A: Analogue I/O
I: Digital input
O: Digital output
B: Bidirectional I/O
Z: high impedance (input)
O: logic low output
X: undefined output
1: logic high output
Output PP: Push pull / OD: Open drain



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com