 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
STPCC4HEBC データシート(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCC4HEBC データシート(HTML) 86 Page - STMicroelectronics |
|
|
86 / 93 page  DESIGN GUIDELINES 86/93 Release 1.5 - January 29, 2002 As the PCB acts as a heat sink, the layout of top and ground layers must be done with care to maximize the board surface dissipating the heat. The only limitation is the risk of losing routing channels. Figure 6-31 and Figure 6-32 show a routing with a good thermal dissipation thanks to an optimized placement of power and signal vias. The ground plane should be on bottom layer for the best heat spreading (thicker layer than internal ones) and dissipation (direct contact with air). . Figure 6-31. Layout for Good Thermal Dissipation - top layer 1 A 3.3V ball 2.5V ball (Core / PLLs) Via STPC ball GND ball Not Connected ball |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
