| データシートサーチシステム |
|
HD74LS145FPEL データシート(PDF) 1 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD74LS145FPEL データシート(HTML) 1 Page - Renesas Technology Corp |
|
1 / 6 page ![]() Rev.3.00, Jul.13.2005, page 1 of 5 HD74LS145 BCD-to-Decimal Decoder / Driver (with 15 V outputs) REJ03D0436–0300 Rev.3.00 Jul.13.2005 This BCD-to-decimal decoder / driver consists of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. This decoder features high- performance, n-p-n output transistors designed for use as indicator / relay drivers or as open-collector logic-circuit drivers. Features • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation Taping Abbreviation (Quantity) HD74LS145P DILP-16 pin PRDP0016AE-B (DP-16FV) P — HD74LS145FPEL SOP-16 pin (JEITA) PRSP0016DH-B (FP-16DAV) FP EL (2,000 pcs/reel) Note: Please consult the sales office for the above package availability. Pin Arrangement (Top view) VCC GND Y0 Y1 Y2 Y3 Y4 Y5 Y6 A B D C Y9 Y8 Y7 15 16 1 2 3 4 5 6 7 14 8 9 10 11 12 13 1 2 6 5 4 3 9 0 8 7 A B C D Outputs Outputs Inputs |
同様の部品番号 - HD74LS145FPEL |
|
同様の説明 - HD74LS145FPEL |
|
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |