データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M32C/8B データシート(PDF) 130 Page - Renesas Technology Corp

部品番号 M32C/8B
部品情報  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B データシート(HTML) 130 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 126Page - Renesas Technology Corp M32C/8B Datasheet HTML 127Page - Renesas Technology Corp M32C/8B Datasheet HTML 128Page - Renesas Technology Corp M32C/8B Datasheet HTML 129Page - Renesas Technology Corp M32C/8B Datasheet HTML 130Page - Renesas Technology Corp M32C/8B Datasheet HTML 131Page - Renesas Technology Corp M32C/8B Datasheet HTML 132Page - Renesas Technology Corp M32C/8B Datasheet HTML 133Page - Renesas Technology Corp M32C/8B Datasheet HTML 134Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 406 page
background image
Under development
M32C/8B Group
11. Interrupts
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 113 of 385
Figure 11.12
IFSR Register
b7 b6 b5 b4
b1
b2
b3
External Interrupt Source Select Register
Symbol
IFSR
Address
031Fh
Bit Symbol
Bit Name
RW
After Reset
00h
b0
Function
IFSR0
RW
0: One edge
1: Both edges
INT0 interrupt polarity
select bit(1)
IFSR1
INT1 interrupt polarity
select bit(1)
0: One edge
1: Both edges
IFSR2
INT2 interrupt polarity
select bit(1)
0: One edge
1: Both edges
IFSR3
INT3 interrupt polarity
select bit(1)
0: One edge
1: Both edges
IFSR4
INT4 interrupt polarity
select bit(1)
0: One edge
1: Both edges
IFSR5
INT5 interrupt polarity
select bit(1)
0: One edge
1: Both edges
IFSR6
UART0, UART3
interrupt source select bit
0: UART3 bus conflict, start condition detection,
stop condition detection
1: UART0 bus conflict, start condition detection,
stop condition detection
RW
RW
RW
RW
RW
RW
IFSR7
UART1, UART4
interrupt source select bit
0: UART4 bus conflict, start condition detection,
stop condition detection
1: UART1 bus conflict, start condition detection,
stop condition detection
RW
NOTE:
1. Set the IFSRi bit (i = 0 to 5) to 0 to select a level-sensitive triggering. When selecting both edges, set the POL bit in the
corresponding INTilC register to 0 (falling edge).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com