| データシートサーチシステム |
|
M32C/8B データシート(PDF) 239 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/8B データシート(HTML) 239 Page - Renesas Technology Corp |
|
239 / 406 page ![]() Under development M32C/8B Group 17. Serial Interfaces Preliminary specification Specifications in this manual are tentative and subject to change. REJ09B0450-0050 Rev.0.50 Oct 31, 2008 Page 222 of 385 17.1.2.3 Serial Data Logic Inverse When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted for transmit operation. A read from the UiRB register returns the inverted logic of receive data. This function can be used when data length is 7 bits or 8 bits long. Figure 17.21 shows an example of serial data logic inverse operation. Figure 17.21 Serial Data Logic Inverse 17.1.2.4 TXD and RXD I/O Polarity Inverse The level output from the TXD pin and the level applied to the RXD pin are inverted with this function. When the IOPOL bit in the UiMR register (i = 0 to 4) is set to 1 (inverted), all the input/output data levels, including the start bit, stop bit and parity bit, are inverted. Figure 17.22 shows TXD and RXD I/O polarity inverse. Figure 17.22 TXD and RXD I/O Polarity Inverse (1) When the UiLCH bit in the UiC1 register (i = 0 to 4) is set to 0 (not inverted) (2) When the UiLCH bit is set to 1 (inverted) TXDi (not inverted) The above applies under the following conditions: - UiC0 register: UFORM bit = 0 (LSB first) - UiMR register: STPS bit = 0 (1 stop bit) PRYE bit = 1 (parity enabled). "H" "L" ST D0 D2 D3 D4 D5 SP D1 D6 D7 P ST D0 D2 D3 D4 D5 SP D1 D6 D7 P "H" "L" TXDi (inverted) (1) When the IOPOL bit in the UiMR register (i = 0 to 4) is set to 0 (not inverted) (2) When the IOPOL bit is set to 1 (inverted) TXDi (not inverted) The above applies under the following conditions: - UiC0 register: UFORM bit = 0 (LSB first) - UiMR register: STPS bit = 0 (1 stop bit) PRYE bit = 1 (parity enabled) "H" "L" ST D0 D2 D3 D4 D5 SP D1 D6 D7 P ST D0 D2 D3 D4 D5 SP D1 D6 D7 P RXDi (not inverted) "H" "L" ST D0 D2 D3 D4 D5 SP D1 D6 D7 P ST D0 D2 D3 D4 D5 SP D1 D6 D7 P TXDi (inverted) "H" "L" RXDi (inverted) "H" "L" ST: Start bit P: Parity bit SP: Stop bit |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |