データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M32C/8B データシート(PDF) 247 Page - Renesas Technology Corp

部品番号 M32C/8B
部品情報  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B データシート(HTML) 247 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 243Page - Renesas Technology Corp M32C/8B Datasheet HTML 244Page - Renesas Technology Corp M32C/8B Datasheet HTML 245Page - Renesas Technology Corp M32C/8B Datasheet HTML 246Page - Renesas Technology Corp M32C/8B Datasheet HTML 247Page - Renesas Technology Corp M32C/8B Datasheet HTML 248Page - Renesas Technology Corp M32C/8B Datasheet HTML 249Page - Renesas Technology Corp M32C/8B Datasheet HTML 250Page - Renesas Technology Corp M32C/8B Datasheet HTML 251Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 247 / 406 page
background image
Under development
M32C/8B Group
17. Serial Interfaces
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 230 of 385
Figure 17.24
Transfer Timing to the UiRB Register and Interrupt Timing
SCLi
(1) When the IICM2 bit is set to 0 (ACK or NACK interrupt) and the CKPH bit is set to 0 (no clock delay)
D7
D6
D4
D3
D2
D1
D5
SDAi
i = 0 to 4
The above applies when the CKDIR bit in UiMR register is set to 1 (external clock)
D0
D8 (ACK,NACK)
ACK interrupt (DMA request) or
NACK interrupt
Transferred to the UiRB register
D8
D7
D6
D5
D4
D3
D2
D1
1st bit
2nd bit
3rd bit
4th bit
5th bit
6th bit
7th bit
8th bit
9th bit
b15
b9
b8
b7
b0
SCLi
(2) When the IICM2 bit is set to 0 and the CKPH bit is set to 1 (clock delay)
D7
D6
D4
D3
D2
D1
D5
SDAi
D0
D8 (ACK, NACK)
SCLi
(3)When the IICM2 bit is set to 1 (UART transmit or receive interrupt) and the CKPH bit is set to 0
D7
D6
D4
D3
D2
D1
D5
SDAi
D0
D8 (ACK,NACK)
ACK interrupt (DMA request) or
NACK interrupt
Transferred to the UiRB register
D8
D7
D6
D5
D4
D3
D2
D1
b15
b9
b8
b7
b0
Receive interrupt
(DMA request)
Transmit interrupt
D0
D7
D6
D5
D4
D3
D2
b15
b9
b8
b7
b0
SCLi
(4) When the IICM2 bit is set to 1 and the CKPH bit is set to 1
D7
D6
D4
D3
D2
D1
D5
SDAi
D0
D8 (ACK, NACK)
Contents of the UiRB register
Contents of the UiRB register
Transferred to the UiRB register
Contents of the UiRB register
Receive interrupt
(DMA request)
Transmit interrupt
D0
D7
D6
D5
D4
D3
D2
b15
b9
b8
b7
b0
Transferred to the UiRB register (first time)
Contents of the UiRB register
Transferred to the UiRB register
(second time)
D8
D7
D6
D5
D4
D3
D2
D1
b15
b9
b8
b7
b0
Contents of the UiRB register
D0
D0
D1
D0
D1
1st bit
2nd bit
3rd bit
4th bit
5th bit
6th bit
7th bit
8th bit
9th bit
1st bit
2nd bit
3rd bit
4th bit
5th bit
6th bit
7th bit
8th bit
9th bit
1st bit
2nd bit
3rd bit
4th bit
5th bit
6th bit
7th bit
8th bit
9th bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com