H83397 datasheet(86/747 Pages) RENESAS

86 / 747 page

Reset state

Hardware

standby mode

Interrupt request

RES = 1

Power-down state

Sleep mode

Exception-

handling state

Program

execution state

Exception

handling

request

End of exception

handing

SLEEP instruction

with SSBY bit set

STBY = 1, RES = 0

SLEEP

instruction

Software

standby mode

NMI, IRQ0

to IRQ2 or IRQ6

Notes: 1.

A transition to the reset state occurs when

RES goes low, except when the chip

is in the hardware standby mode.

A transition from any state to the hardware standby mode occurs when

STBY

goes low.

Figure 2.12 State Transitions

2.6.2

Program Execution State

In this state the CPU executes program instructions.

2.6.3

Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU is reset or interrupted

and changes its normal processing flow. In interrupt exception handling, the CPU references the

stack pointer (R7) and saves the program counter and condition code register on the stack. For

further details see section 4, Exception Handling.

H83397 データシート(PDF) 86 Page - Renesas Technology Corp

H83397 データシート(HTML) 86 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード