データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SH7243 データシート(PDF) 55 Page - Renesas Technology Corp

部品番号 SH7243
部品情報  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 データシート(HTML) 55 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 51Page - Renesas Technology Corp SH7243 Datasheet HTML 52Page - Renesas Technology Corp SH7243 Datasheet HTML 53Page - Renesas Technology Corp SH7243 Datasheet HTML 54Page - Renesas Technology Corp SH7243 Datasheet HTML 55Page - Renesas Technology Corp SH7243 Datasheet HTML 56Page - Renesas Technology Corp SH7243 Datasheet HTML 57Page - Renesas Technology Corp SH7243 Datasheet HTML 58Page - Renesas Technology Corp SH7243 Datasheet HTML 59Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 1726 page
background image
Section 2 CPU
Rev. 1.00 Jun. 26, 2008 Page 25 of 1692
REJ09B0393-0100
Bit
Bit Name
Initial
Value
R/W
Description
31 to 15 —
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
14
BO
0
R/W
BO Bit
Indicates that a register bank has overflowed.
13
CS
0
R/W
CS Bit
Indicates that, in CLIP instruction execution, the value
has exceeded the saturation upper-limit value or fallen
below the saturation lower-limit value.
12 to 10 —
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
9
M
—
R/W
8
Q
—
R/W
M Bit
Q Bit
Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4
I[3:0]
1111
R/W
Interrupt Mask Level
3, 2
—
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
1
S
—
R/W
S Bit
Specifies a saturation operation for a MAC instruction.
0
T
—
R/W
T Bit
True/false condition or carry/borrow bit
(2)
Global Base Register (GBR)
GBR is referenced as the base address in a GBR-referencing MOV instruction.
(3)
Vector Base Register (VBR)
VBR is referenced as the branch destination base address in the event of an exception or an
interrupt.
(4)
Jump Table Base Register (TBR)
TBR is referenced as the start address of a function table located in memory in a
JSR/N@@(disp8,TBR) table-referencing subroutine call instruction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com