 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
7721 データシート(PDF) 67 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 データシート(HTML) 67 Page - Renesas Technology Corp |
|
|
67 / 577 page  RESET 7721 Group User’s Manual 4–4 4.1 Hardware reset 4.1.2 State of CPU, SFR area, and internal RAM area Figure 4.1.3 shows the state of the CPU registers immediately after reset. Figures 4.1.4 to 4.1.9 show the state of the SFR and internal RAM areas immediately after reset. Fig. 4.1.3 State of CPU registers immediately after reset 0 1 ? : “0” immediately after reset. : “1” immediately after reset. : Undefined immediately after reset. Data bank register (DT) 0016 b7 b0 Program bank register (PG) 0016 b7 b0 Program counter (PC) Contents at address FFFE16 Contents at address FFFF16 b7 b0 b15 b8 Direct page register (DPR) 0016 b7 b0 0016 b15 b8 Processor status register (PS) 0 0 0 0 00 0 0 00 0 1 b7 b0 b15 b8 NV mx D IZ C IPL ? ?? ? Stack pointer (S) ? b7 b0 ? b15 b8 Index register Y (Y) ? b7 b0 ? b15 b8 Index register X (X) ? b7 b0 ? b15 b8 Accumulator B (B) ? b7 b0 ? b15 b8 Accumulator A (A) ? b7 b0 ? b15 b8 Register name State immediately after reset : Always “0” at reading. 0 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
