ML5805
RF MICRO DEVICES®, RFMD®, OPTIMUM TECHNOLOGY MATCHING®, ENABLING WIRELESS CONNECTIVITY™, POWERSTAR®, POLARIS™ TOTAL RADIO™ ULTIMATEBLUE™ AND FASTWAVE™ ARE TRADEMARKS OF RFMD, LLC. BLUETOOTH IS A TRADEMARK OWNED BY
BLUETOOTH SIG, INC., U.S.A. AND LICENSED FOR USE BY RFMD. ALL OTHER TRADE NAMES, TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ©2006, RF MICRO DEVICES, INC.
PRELIMINARY DATA SHEET
APRIL 2008
EDS-106041 REV P01
7628 THORNDIKE ROAD, GREENSBORO, NC 27409-9421 · FOR SALES OR TECHNICAL
REV A1 DS071026 SUPPORT, CONTACT RFMD AT (+1) 336-678-5570 OR SALES-SUPPORT@RFMD.COM
6
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
tse
EN setup time to ignore next rising
CLK
15
ns
ts
DATA-to-CLK setup time
15
ns
th
DATA-to-CLK hold time
15
ns
Note 1: Serial I/O clock maximum rise and fall times are based on the minimum clock period. Longer rise and fall times
can be accommodated for slower clocks provided the rise and fall times remain less than 20% of the clock period and
all set up and hold time minimums are met with respect to the CMOS switching points (VIL MAX and VIH MIN). The
serial I/O clock rise and fall times are limited to an absolute maximum of 100ns.
PIN DESCRIPTIONS
PIN
SIGNAL
NAME
I/O
FUNCTION
DIAGRAM
POWER & GROUND
5
VSSD
GND
Digital ground for all digital I/O circuits and
control logic.
N/A
9
VDD
PWR/I
3.3VDC power supply input
N/A
10
VREG_1P8
PWR/O
(Decouple)
1.8VDC regulator output. Place capacitor
between this pin and ground to decouple
(bypass) noise and to stabilize the regulator.
N/A
11
VBG_1P8
PWR/O
(Decouple)
1.13VDC bandgap voltage output. Place
capacitor between this pin and ground to
decouple (bypass) noise.
N/A
13
VCCSYN
PWR/I
2.7VDC power supply input. Must be
connected to VREGPLL pin externally.
N/A
17
VREGVCO
PWR/O
(Decouple)
2.5VDC regulator output. Place capacitor
between this pin and ground to decouple
(bypass) noise and to stabilize the regulator.
N/A
18
VREGPLL
PWR/O
(Decouple)
2.7VDC power supply output. Place capacitor
between this pin and ground to decouple
(bypass) noise and to stabilize the regulator.
N/A
19
VCCPLL
PWR/I
(Decouple)
3.3VDC power supply input. Place capacitor
between this pin and ground to decouple
(bypass) noise.
N/A
20
VBG_VCO
PWR/O
(Decouple)
1.13VDC bandgap voltage output. Place
capacitor between this pin and ground to
decouple (bypass) noise
N/A
21
VREGLNA
PWR/O
(Decouple)
2.7VDC regulator output. Place capacitor
between this pin and ground to decouple
(bypass) noise and to stabilize the regulator.
N/A
24
VREGRX
PWR/O
(Decouple)
2.7VDC regulator output. Place capacitor
between this pin and ground to decouple
(bypass) noise and to stabilize the regulator.
N/A
25
VBG_RF
PWR/O
(Decouple)
Bandgap 1.24V decouple voltage. Decoupled
to ground with a capacitor.
N/A
26
VREGTX
PWR/I
(Decouple)
2.7VDC power supply input. Must be
connected to VREGRX pin externally.
N/A
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
