| データシートサーチシステム |
|
VN750S データシート(PDF) 4 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VN750S データシート(HTML) 4 Page - STMicroelectronics |
|
4 / 15 page ![]() 4/15 VN750 / VN750S / VN750-B5 2 ELECTRICAL CHARACTERISTICS (continued) STATUS PIN PROTECTIONS OPENLOAD DETECTION (*) See curves at pages 9, 10, 11 Symbol Parameter Test Conditions Min Typ Max Unit VSTAT Status Low Output Voltage ISTAT=1.6mA (*) 0.5 V ILSTAT Status Leakage Current Normal Operation VSTAT=5V (*) 10 µA CSTAT Status Pin Input Capacitance Normal Operation VSTAT=5V 100 pF VSCL Status Clamp Voltage ISTAT=1mA ISTAT=-1mA 6.5 (*) -0.7 8.5 V V Symbol Parameter Test Conditions Min Typ Max Unit TTSD Shut-down Temperature 150 175 200 °C TR Reset Temperature 135 °C Thyst Thermal Hysteresis 7 15 °C tSDL Status delay in overload condition Tj>Tjsh 20 µs Ilim Current limitation 9V<VCC<36V 5V<VCC<36V 69 15 15 A A Vdemag Turn-off Output Clamp Voltage IOUT=2A; VIN=0V; L=6mH VCC-41 VCC-48 VCC-55 V Symbol Parameter Test Conditions Min Typ Max Unit IOL Openload ON State Detection Threshold VIN=5V 50 (*) 200 mA tDOL(on) Openload ON State Detection Delay IOUT=0A 200 µs VOL Openload OFF State Voltage Detection Threshold VIN=0V 1.5 (*) 3.5 V tDOL(off) Openload Detection Delay at Turn Off 1000 µs 1 VIN VSTAT tDOL(off) OPEN LOAD STATUS TIMING (with external pull-up) OVER TEMP STATUS TIMING IOUT<IOL VOUT >VOL tDOL(on) Tj >Tjsh VIN VSTAT tSDL tSDL |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |