AT91CAP7E datasheet(2/520 Pages) ATMEL

2 / 520 page

8549A–CAP–10/08

AT91CAP7E

• Periodic Interval Timer (PIT)

– 20-bit interval Timer plus 12-bit interval Counter

• Watchdog Timer (WDT)

– Key-protected, Programmable Only Once, Windowed 16-bit Counter Running at Slow Clock

• Real-Time Timer (RTT)

– 32-bit Free-running Backup Counter Running at Slow Clock with 16-bit Prescaler

• Two 32-bit Parallel Input/Output Controllers (PIOA and PIOB)

– 32 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os each

– Input Change Interrupt Capability on Each I/O Line

– Individually Programmable Open-drain, Pull-up Resistor, Bus Holder and Synchronous Output

• 22 Peripheral DMA Controller Channels (PDC)

• Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)

– Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation, Manchester Encoding/Decoding

• Master/Slave Serial Peripheral Interface (SPI)

– 8- to 16-bit Programmable Data Length, External Peripheral Chip Select

– Synchronous Communications at up to 80Mbits/sec

• One Three-channel 16-bit Timer/Counters (TC)

– Three External Clock Inputs, Two multi-purpose I/O Pins per Channel

– Double PWM Generation, Capture/Waveform Mode, Up/Down Capability

• IEEE 1149.1 JTAG Boundary Scan on All Digital Pins

• Required Power Supplies:

• 1.08V to 1.32V for VDDCORE and VDDBU

• 1.08V to 1.32V for VDDOSC, VDDOSC32, and VDDPLLB

• 3.0V to 3.6V for VDDPLLA and VDDIO

• 3.0V to 3.6V for AVDD (ADC)

• Package Options: 144 LQFP, 176 LQFP, 208 PQFP, 144 LFBGA, 176TFBGA, 208 TFBGA, 225 LFBGA

Description

The AT91CAP7E semi-custom System on a Chip (SoC) is a microcontroller with a special

interface that allows logic in an external FPGA to be mapped directly onto its internal Amba

High-speed Bus (AHB). This FPGA interface includes multiple master and slave channels

providing much greater bus bandwidth for data passing between the microcontroller and an

FPGA than traditional interface methods using general purpose I/O or external memory

interfaces. The AT91CAP7E includes an ARM7TDMI core with the AHB, on-chip ROM, SRAM, a

full-featured system controller, and various general-purpose peripherals accessible via the

Amba Peripheral Bus (APB). It is implemented in a 130 nm CMOS 1.2V process and supports

3.3V I/O.

The AT91CAP7E is built upon Atmel’s AT91CAP7S customizablemicrocontroller with up to 450

Kgates of metal programmable (MP) logic. The FPGA Interface is implemented inthe MP block

and makes use of MP I/O’s available on the AT91CAP7S giving customers not only an efficient,

powerful FPGA interface on a standard microcontroller, but also an excellent platform for

emulating their own AT91CAP7S-based designs.

AT91CAP7E データシート(PDF) 2 Page - ATMEL Corporation

AT91CAP7E データシート(HTML) 2 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード