| データシートサーチシステム |
|
APA600-FGGES データシート(PDF) 52 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
APA600-FGGES データシート(HTML) 52 Page - Actel Corporation |
|
52 / 174 page ![]() ProASICPLUS Flash Family FPGAs 1- 46 v5.7 Input Buffer Delays Figure 1-28 • Input Buffer Delays Table 1-33 • Worst-Case Commercial Conditions VDDP = 3.0 V, VDD = 2.3 V, TJ = 70°C Macro Type Description Max. tINYH 1 Max. tINYL 2 Units Std. –F Std. –F IB33 3.3 V, CMOS Input Levels3, No Pull-up Resistor 0.4 0.5 0.6 0.7 ns IB33S 3.3 V, CMOS Input Levels3, No Pull-up Resistor, Schmitt Trigger 0.6 0.7 0.8 0.9 ns Notes: 1. tINYH = Input Pad-to-Y High 2. tINYL = Input Pad-to-Y Low 3. LVTTL delays are the same as CMOS delays. 4. For LP Macros, VDDP=2.3 V for delays. 5. All –F parts are only available as commercial. Table 1-34 • Worst-Case Commercial Conditions VDDP = 2.3 V, VDD = 2.3 V, TJ = 70°C Macro Type Description Max. tINYH 1 Max. tINYL 2 Units Std. –F Std. –F IB25LP 2.5 V, CMOS Input Levels3, Low Power 0.9 1.1 0.6 0.8 ns IB25LPS 2.5 V, CMOS Input Levels3, Low Power, Schmitt Trigger 0.7 0.9 0.9 1.1 ns Notes: 1. tINYH = Input Pad-to-Y High 2. tINYL = Input Pad-to-Y Low 3. LVTTL delays are the same as CMOS delays. 4. For LP Macros, VDDP=2.3 V for delays. 5. All –F parts are only available as commercial. PAD Y PAD V DDP 0 V 50% Y GND V DD 50% t INYH 50% 50% IN YL IBx t |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |