AP1250CMP datasheet(1/5 Pages) A-POWER

部品番号	AP1250CMP

部品情報	2A Sink/Source Bus Termination Regulator

PDF	5 Pages

Scroll/Zoom	100%

メーカー	A-POWER [Advanced Power Electronics Corp.]

ホームページ	http://www.a-power.com.tw

Logo

1 / 5 page

1

Description

The

AP1250CMP is a simple, cost-effective and

high-speed linear regulator designed to generate

termination voltage in double data rate (DDR)

memory system to comply with the JEDEC SSTL_2

and SSTL_18 or other specific interfaces such as

HSTL,

SCSI-2

and

SCSI-3

etc.

devices

requirements. The regulator is capable of actively

sinking or sourcing up to 2A while regulating an

output voltage to within 40mV. The output

termination voltage cab be tightly regulated to track

1/2VDDQ by two external voltage divider resistors or

the desired output voltage can be pro-grammed by

externally forcing the REFEN pin voltage.

The

AP1250CMP also incorporates a high-speed

differential amplifier to provide ultra-fast response in

line/load transient. Other features include extremely

low initial offset voltage, excellent load regulation,

current limiting in bi-directions and on-chip thermal

shut-down protection.

The

AP1250CMP are available in the ESOP-8

(Exposed Pad) surface mount packages.

Features

Ideal for DDR-I, DDR-II and DDR-III VTT Applications

Sink and Source 2A Continuous Current

Integrated Power MOSFETs

Generates Termination Voltage for SSTL_2, SSTL

_18, HSTL, SCSI-2 and SCSI-3 Interfaces.

High Accuracy Output Voltage at Full-Load

Output Adjustment by Two External Resistors

Low External Component Count

Shutdown for Suspend to RAM (STR) Functionality

with High-Impedance Output

Current Limiting Protection

On-Chip Thermal Protection

Available in

ESOP-8 (Exposed Pad) Packages

VIN and VCNTL No Power Sequence Issue

RoHS Compliant and 100% Lead (Pb)-Free

Pin Configuration

Application

Desktop PCs, Notebooks, and Workstations

Graphics Card Memory Termination

Set Top Boxes, Digital TVs, Printers

Embedded Systems

Active Termination Buses

DDR-I, DDR-II and DDR-III Memory Systems

Block Diagram

Pin Description

Pin Name

Pin function

VIN

Power Input

GND

Ground

VCNTL

Gate Drive Voltage

REFEN

Reference Voltage input and Chip Enable

VOUT

Output Voltage

Advanced Power

Electronics Corp.

AP1250CMP

2A Sink/Source Bus Termination Regulator

200901074

GND

VOUT

VIN

REFEN

NC

VCNTL

NC

1

3

2

4

8

6

7

5

ESOP-8 (MP)

(Top View)

GND

同様の部品番号 - AP1250CMP

メーカー	部品番号	データシート	部品情報
Advanced Power Electron...	AP1250GH	104Kb / 5P	1.5A / 3A Bus Termination Regulator
Advanced Power Electron...	AP1250GM	104Kb / 5P	1.5A / 3A Bus Termination Regulator

More results

同様の説明 - AP1250CMP

メーカー	部品番号	データシート	部品情報
California Micro Device...	CM3196	362Kb / 13P	2A Sink/Source DDR-I, -II Bus Termination Regulator
Richtek Technology Corp...	RT9173C	225Kb / 13P	Cost-Effective, 2A Sink/Source Bus Termination Regulator
Richtek Technology Corp...	RT9199	204Kb / 13P	Cost-Effective, 2A Peak Sink/Source Bus Termination Regulator
Eutech Microelectronics...	EUP7171	226Kb / 10P	2A Sink/Source Bus Termination Regulator
Seaward Electronics Inc...	SE9174C	326Kb / 6P	2A Sink/Source Bus Termination Regulator
Advanced Power Electron...	AP1280AMP	202Kb / 5P	2A SINK/SOURCE BUS TERMINATION REGULATOR
	AP1280AMP	202Kb / 5P	2A SINK/SOURCE BUS TERMINATION REGULATOR
	AP1280AMP	375Kb / 7P	2A SINK/SOURCE BUS TERMINATION REGULATOR
Seaward Electronics Inc...	SE9175	961Kb / 10P	2A Sink/Source Bus Termination Regulator
Excelliance MOS Corp.	EM5049	1Mb / 10P	2A Sink/Source Bus Termination Regulator