データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

TLV1571 データシート(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
部品番号 TLV1571
部品情報  2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TLV1571 データシート(HTML) 21 Page - Texas Instruments

Back Button TLV1571 Datasheet HTML 17Page - Texas Instruments TLV1571 Datasheet HTML 18Page - Texas Instruments TLV1571 Datasheet HTML 19Page - Texas Instruments TLV1571 Datasheet HTML 20Page - Texas Instruments TLV1571 Datasheet HTML 21Page - Texas Instruments TLV1571 Datasheet HTML 22Page - Texas Instruments TLV1571 Datasheet HTML 23Page - Texas Instruments TLV1571 Datasheet HTML 24Page - Texas Instruments TLV1571 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 29 page
background image
TLV1571, TLV1578
2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,
PARALLEL ANALOG-TO-DIGITAL CONVERTERS
SLAS170C –MARCH 1999 – REVISED FEBRUARY 2000
21
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
timing requirements, AVDD = DVDD = 5 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tc(CLK)
Cycle time CLK
DVDD = 4.5 V to 5.5 V
50
ns
tc(CLK)
Cycle time, CLK
DVDD = 2.7 V to 3.3 V
100
ns
t(sample)
Reset and sampling time
6
SYSCLK
Cycles
tc
Total conversion time
10
SYSCLK
Cycles
twL(EOC)
Pulse width, end of conversion, EOC
10
SYSCLK
Cycles
twL(INT)
Pulse width, interrupt
1
SYSCLK
Cycles
t(STARTOSC)
Start-up time, internal oscillator
100
ns
td(CSH_ CSTARTL)
Delay time, CS high to CSTART low
10
ns
ten(RDL DAV)
Enable time data out
DVDD = 5 V at 50 pF
20
ns
ten(RDL_DAV)
Enable time, data out
DVDD = 3 V at 50 pF
40
ns
tdis(RDH DAV)
Disable time data out
DVDD = 5 V at 50 pF
5
ns
tdis(RDH_DAV)
Disable time, data out
DVDD = 3 V at 50 pF
10
ns
tsu(CSL_WRL)
Setup time, CS to WR
5
ns
th(WRH_CSH)
Hold time, CS to WR
5
ns
tw(WR)
Pulse width, write
1
Clock
Period
tw(RD)
Pulse width, read
1
Clock
Period
tsu(DAV_WRH)
Setup time, data valid to WR
10
ns
th(WRH_DAV)
Hold time, data valid to WR
5
ns
tsu(CSL_RDL)
Setup time, CS to RD
5
ns
th(RDH_CSH)
Hold time, CS to RD
5
ns
th(WRL_EXTXLKH)
Hold time WR to clock high
5
ns
th(RDL_EXTCLKH)
Hold time RD to clock high
5
ns
th(CSTARTL_EXTCLKH)
Hold time CSTART to clock high
5
ns
tsu(WRH_EXTCLKH)
Setup time WR high to clock high
5
ns
tsu(RDH_EXTCLKH)
Setup time RD high to clock high
5
ns
tsu(CSTARTH_EXTCLKH)
Setup time CSTART high to clock high
5
ns
td(EXTCLK_CSTARTL)
Delay time clock low to CSTART low
5
ns
NOTE: Specifications subject to change without notice.
Data valid is denoted as DAV.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com