TSB12C01APZ datasheet(54/59 Pages) TI

54 / 59 page

7–6

7.6.3

Receive

When data is received by the phy interface from the serial bus, it transfers the data to the TSB12C01A for

further processing. The phy interface asserts receive on the CTL lines and is set to 1 on each D terminal.

The phy interface indicates the start of the packet by placing the speed code on the data bus (see the

following note). The phy interface then proceeds with the transmittal of the packet to the TSB12C01A on

the D lines while still keeping the receive status on the CTL terminals. Once the packet has been completely

transferred, the phy interface asserts idle on the CTL terminals that completes the receive operation.

NOTE:

The speed code sent is a phy-TSB12C01A protocol and not included in the packets

CRC calculation.

SPD = Speed code

D0 => Dn = Packet data

Table 7–10. Speed Code for Receive

– D7

DATA RATE

00xxxxxx†

100 Mb/s

0100xxxx†

200 Mb/s

01010000

400 Mb/s

111111111

Data-on indication

† The x means transmitted as 0 and ignored by

phy layer.

7.7

TSB12C01A to Phy Bus Timing

LREQ2

LREQ3

LREQ1

LREQ0

LREQn

LREQ

n–1

Figure 7–2. LREQ Timing

Phy

CTL0 – CTL1

Phy

D0 – D7

S(14,15)

S(0,1)

S(2,3)

S(4,5)

NOTE A: Each cell represents one SCLK sample time.

Figure 7–3. Status-Transfer Timing

TSB12C01APZ データシート(PDF) 54 Page - Texas Instruments

TSB12C01APZ データシート(HTML) 54 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

データシートダウンロード