データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TMC2192 データシート(PDF) 39 Page - Cadeka Microcircuits LLC.

部品番号 TMC2192
部品情報  10 Bit Encoder
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CADEKA [Cadeka Microcircuits LLC.]
ホームページ  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

TMC2192 データシート(HTML) 39 Page - Cadeka Microcircuits LLC.

Back Button TMC2192 Datasheet HTML 35Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 36Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 37Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 38Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 39Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 40Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 41Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 42Page - Cadeka Microcircuits LLC. TMC2192 Datasheet HTML 43Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 69 page
background image
PRODUCT SPECIFICATION
TMC2192
REV. 1.0.0 8/13/03
39
Control Register Definitions (continued)
Horizontal Ancillary Data Control Register (0x07)
76543210
LDFID
SKFLIP
DDSRST
RESERVED
ANCFREN
ANCPHEN
ANCTREN
Reg
Bit
Name
Description
07
7
LDFID
Field Lock Select. When LDFID is HIGH, the FLD[2:0] pins are used as
inputs to lock the field the that the TMC2192 is encoding. 5 PXCK’s after
the falling edge of HSIN the FLD[2:0] pins are sampled. When LDFID is
LOW, the FLD[2:0] pins output the current field that is being encoded.
07
6
SKFLIP
Soft Key Inversion.
When SKFLP is LOW, the key generated by the data keying is a normal
state. When SKFLP is HIGH, the key generated by the data keying is a
inverted state.
07
5
DDSRST
DDS Reset. By inserting a logic HIGH into this register the DDS
accumulator is reset to SYSPH value at the start of the next field 1 and
DDSRST is reset LOW. This enables the DDS to be reset when the
encoder is operating with a free running subcarrier.
07
4-3
RESERVED
07
2
ANCFREN
Ancillary Frequency Enable.
When HIGH, the encoder gets subcarrier frequency data (FREQ3-0) from
incoming ancillary data (in accordance with FRV bit). When LOW,
FREQ3-0 registers contain the subcarrier frequency data.
07
1
ANCPHEN
Ancillary Phase Enable.
When HIGH, the encoder gets subcarrier phase offset data (SCHPHL and
SCHPHM) from incoming ancillary data (in accordance with PHV bit).
When LOW, a default value of 0000h is used for subcarrier phase.
07
0
ANCTREN
Ancillary Timing Enable.
When HIGH, the encoder decodes incoming ancillary data to determine
video timing (FIELD and SVF). When LOW, the ancillary timing reference
data is ignored.
Ancillary Data ID Register (0x08)
76543210
ANCID
Reg
Bit
Name
Description
08
7-0
ANCID
Ancillary Data Identification.
Bits 7-0 determine the ancillary data identification. Bit 0 is an odd parity bit.
The value in this register must match that of the incoming ancillary data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com