24AA64FT-ISLASHP datasheet(5/30 Pages) MICROCHIP

5 / 30 page

DS22154A-page 5

24AA64F/24LC64F

2.0

PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1:

PIN FUNCTION TABLE

2.1

A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX64F for

multiple device operation. The levels on these inputs

are compared with the corresponding bits in the slave

address. The chip is selected if the compare is true.

Up to eight devices may be connected to the same bus

by using different Chip Select bit combinations. These

inputs must be connected to either VCC or VSS.

In most applications, the chip address inputs A0, A1

and A2 are hard-wired to logic ‘0’ or logic ‘1’. For

applications in which these pins are controlled by a

microcontroller or other programmable device, the chip

address pins must be driven to logic ‘0’ or logic ‘1’

before normal device operation can proceed. Address

pins are not available in the SOT-23 package.

2.2

Serial Data (SDA)

SDA is a bidirectional pin used to transfer addresses

and data into and out of the device. Since it is an open-

drain terminal, the SDA bus requires a pull-up resistor

to VCC (typical 10 k

Ω for 100 kHz, 2 kΩ for 400 kHz).

For normal data transfer, SDA is allowed to change

only during SCL low. Changes during SCL high are

reserved for indicating the Start and Stop conditions.

2.3

Serial Clock (SCL)

The SCL input is used to synchronize the data transfer

from and to the device.

2.4

Write-Protect (WP)

This pin must be connected to either VSS or VCC. If tied

to VSS, write operations are enabled. If tied to VCC,

write operations are inhibited for upper 1/4 of the array

(1800h-1FFFh), but read operations are not affected.

3.0

FUNCTIONAL DESCRIPTION

The 24XX64F supports a bidirectional, 2-wire bus and

data transmission protocol. A device that sends data

onto the bus is defined as transmitter, while a device

receiving data is defined as a receiver. The bus has to

be controlled by a master device which generates the

Serial Clock (SCL), controls the bus access and

generates the Start and Stop conditions, while the

24XX64F works as slave. Both master and slave can

operate as transmitter or receiver, but the master

device determines which mode is activated.

Name

PDIP

SOIC

TSSOP

TDFN

MSOP

SOT-23

Description

—

Chip Address Input

—

Chip Address Input

—

Chip Address Input

VSS

Ground

SDA

Serial Address/Data I/O

SCL

Serial Clock

Write-Protect Input

VCC

+1.7V to 5.5V Power Supply

24AA64FT-I/P データシート(PDF) 5 Page - Microchip Technology

24AA64FT-I/P データシート(HTML) 5 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

データシートダウンロード

リンク URL

24AA64FT-I/P データシート(PDF) 5 Page - Microchip Technology

24AA64FT-I/P データシート(HTML) 5 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

データシート ダウンロード

リンク URL

データシートダウンロード