MCP3901A2-ISLASHML datasheet(43/60 Pages) MICROCHIP

43 / 60 page

DS22192A-page 43

MCP3901

7.2

Modulator Output Register

The MOD register contains the most recent modulator

data output. The default value corresponds to an

equivalent input of 0V on both ADCs. Each bit in this

of the channels.

This register should be used as a read-only register.

(Note 1).

This register is updated at the refresh rate of DMCLK

(typically 1 MHz with MCLK=4 MHz).

See Section 5.4 “Modulator Output Block” for more

details.

MODULATOR OUTPUT REGISTER (MOD): ADDRESS 0X06

R/W-0

R/W-1

R/W-0

R/W-1

COMP3

_CH1

COMP2

_CH1

COMP1

_CH1

COMP0

_CH1

COMP3

_CH0

COMP2

_CH0

COMP1

_CH0

COMP0

_CH0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7:4

COMPn_CH1: Comparator Outputs from Channel 1 Modulator

bit 3:0

COMPn_CH0: Comparator Outputs from Channel 0 Modulator

Note 1:

This register can be written in order to overwrite modulator output data but any writing here will corrupt the

ADC_DATA on the next three data ready pulses.

MCP3901A2-I/ML データシート(PDF) 43 Page - Microchip Technology

MCP3901A2-I/ML データシート(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

データシートダウンロード

リンク URL

MCP3901A2-I/ML データシート(PDF) 43 Page - Microchip Technology

MCP3901A2-I/ML データシート(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

データシート ダウンロード

リンク URL

データシートダウンロード