 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
MPC8544EBVTALG データシート(PDF) 20 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8544EBVTALG データシート(HTML) 20 Page - Freescale Semiconductor, Inc |
|
|
20 / 120 page  MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3 20 Freescale Semiconductor DDR and DDR2 SDRAM Figure 3 shows the DDR SDRAM input timing diagram. Figure 3. DDR SDRAM Input Timing Diagram (tDISKEW) 6.2.2 DDR SDRAM Output AC Timing Specifications Table 18 provides the output AC timing specifications for the DDR SDRAM interface. Table 18. DDR SDRAM Output AC Timing Specifications At recommended operating conditions. Parameter Symbol1 Min Max Unit Notes MCK[n] cycle time, MCK[n]/MCK[n] crossing tMCK 3.75 6 ns 2 ADDR/CMD output setup with respect to MCK tDDKHAS ns 3 533 MHz 400 MHz 333 MHz 1.48 1.95 2.40 — — — 7 ADDR/CMD output hold with respect to MCK tDDKHAX ns 3 533 MHz 400 MHz 333 MHz 1.48 1.95 2.40 — — — 7 — — MCS[n] output setup with respect to MCK tDDKHCS ns 3 533 MHz 400 MHz 333 MHz 1.48 1.95 2.40 — — — 7 — — MCS[n] output hold with respect to MCK tDDKHCX ns 3 533 MHz 400 MHz 333 MHz 1.48 1.95 2.40 — — — 7 — — MCK to MDQS Skew tDDKHMH –0.6 0.6 ns 4 MCK[n] MCK[n] tMCK MDQ[x] MDQS[n] D1 D0 tDISKEW tDISKEW |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
